

National Semiconductor

October 1999

LM9831 42-Bit Color, 1200dpi USB Image Scanner

General Description

The LM9831 is a complete USB image scanner system on a single IC. The LM9831 provides all the functions (image sensor control, illumination control, analog front end, pixel processing function image data buffer/DRAM controller, microstepping motor controller, and USB interface) necessary to create a high performance color scanner. The LM9831 scans images in 42 bit color/14 bit gray, and has output data formats for 24 bit color/8 bit gray. The LM9831 supports sensors with pixel counts of up to 16384 pixels x 3 colors (1200 dpi x 13.6 inches).

The LM9831's low operating and suspend mode supply currents allow design of USB bus-powered scanners. The only additional active components required are an external 4Mbit or 16Mbit DRAM for data buffering and power transistors for the stepper motor.

Applications

- · Color Flatbed Document Scanners
- · Color Sheetfed Document Scanners

Features

- 14 bit ADC digitizes at up to 6Mpixels/s (2M RGB pixels/sec).
- Digital Pixel Processing provides 1200, 800, 600, 400, 300, 200, 150, and 100dpi horizontal resolution from a 1200dpi sensor and 600, 400, 300, 200, 150, 100, 75, and 50dpi horizontal resolution from a 600dpi sensor.
- Provides 50-2400dpi vertical resolution in 1 dpi increments.
- Pixel rate error correction for gain (shading) and offset errors.
- Supports 4 or 16Mbit external DRAMs.
- Multiple CCD clocking rates allows matching of CCD clock to scan resolution and pixel depth for maximum scan speed.

- Stepper motor control tightly coupled with image data buffer management to maximize data transfer efficiency.
- PWM stepper motor current control allows microstepping for the price of fullstepping.
- USB interface for Plug and Play operation on USB-equipped computers.
- Serial EEPROM option for custom Vendor and Product IDs.
 Support for USB bus-powered operation.
- Pixel depths of 1, 2, or 4 bits are packed into bytes for faster scans of line art and low pixel depth images.
- Supports 3 channel CCDs and 1 channel CIS sensors.
- 3 (R, G, and B) 12-bit, user-programmable gamma correction tables
- Compatible with a wide range of color linear CCDs and Contact Image Sensors (CIS).
- Operates with 48MHz external crystal.
- Internal bandgap voltage reference.
- 100 pin TQFP package

Key Specifications

Analog to Digital Converter Resolution
 Maximum Pixel Conversion Rate
 A4 Color 150dpi scan time
 A14 Bits
 6MHz
 <10 seconds

A4 Color 300dpi scan time
 A4 Color 600dpi scan time
 <160 seconds


Supply Voltage

- LM9831 +4.75V to +5.25V - LM9831 DRAM I/O +2.85 to +5.25V

Typical Operating Current Consumption

134mA

LM9831 Scanner System Block Diagram



TRI-STATE® is a registered trademark of National Semiconductor Corporation.

©1999 National Semiconductor Corporation

Absolute Maximum Ratings (Notes 1 & 2)

Human Body Model 2000 V
Machine Model 250 V
Soldering Information

Infrared, 10 seconds (Note 6) 235°C
Storage Temperature -65°C to +150°

Operating Ratings (Notes 1 & 2)

Electrical Characteristics

The following specifications apply for AGND=DGND=0V, $V_A = V_D = V_{DRAM} = +5.0 V_{DC}$, $f_{CRYSTAL\ IN} = 48MHz$. **Boldface limits apply for T_A = T_J = T_{MIN} to T_{MAX}**, all other limits $T_A = T_J = 25$ °C. (Notes 8, 9, & 10)

Symbol	Parameter	Parameter Conditions			
Full Chann	nel Characteristics (in units of 12 bit LSB	s unless otherwise noted)			
	Resolution with No Missing Codes		14	12	bits (min)
DNL	Differential Non-Linearity	V _{DRAM} =3.3V	-0.47 +0.95	-1 +2.4	LSB (min) LSB (max)
INL	Integral Non-Linearity Error (Note 11)	V _{DRAM} =3.3V	-3.2 +2.6	-12.6 +7.3	LSB (min) LSB (max)
С	Analog Channel Gain Constant (ADC Codes/V), referred to 14 bits.	Includes voltage reference variation, gain setting = 1	8192	7412 9300	LSB (min) LSB (max)
V _{OS1}	Pre-Boost Analog Channel Offset Error		26	-34 +76	mV (min) mV (max)
V _{OS2}	Pre-PGA Analog Channel Offset Error		-30	-80 +31	mV (min) mV (max)
V _{OS3}	Post-PGA Analog Channel Offset Error		-26	-75 +26	mV (min) mV (max)
Coarse Co	lor Balance PGA Characteristics (Config	uration Registers 3B, 3C, and 3D)			
	Monotonicity			5	bits (min)
	G ₀ (Minimum PGA Gain)	PGA Setting = 0	0.93	0.90 0.96	V/V (min) V/V (max)
	G ₃₁ (Maximum PGA Gain)	PGA Setting = 31	3.00	2.95 3.05	V/V (min) V/V (max)
	x3 Boost Gain	x3 Boost Setting On (bit B5 of Gain Register is set)	2.94	2.85 3.04	V/V (min) V/V (max)
	Gain Error at any gain (Note 13)		0.3	-0.6 +0.9	% (min) % (max)
Static Offs	et DAC Characteristics (Configuration Re	egisters 38, 39, and 3A)		ı	
_	Monotonicity			6	bits (min)
	Offset DAC LSB size	PGA gain = 1	9	6 12	mV (min) mV (max)
	Offset DAC Adjustment Range	PGA gain = 1	±278	±256	mV (min)
•				•	

Electrical Characteristics (Continued)

The following specifications apply for AGND=DGND=0V, $V_A=V_D=V_{DRAM}=+5.0V_{DC}$, $f_{CRYSTAL\ IN}=48MHz$. **Boldface limits apply for T_A=T_J=T_{MIN} to T_{MAX}**; all other limits $T_A=T_J=25^{\circ}C$. (Notes 8, 9, & 10)

Symbol	Parameter	Conditions	Typical (Note 9)	Limits (Note 10)	Units (Limits)
CCD/CIS S	ource Requirements for Full Specified A	12)	•		
V _{CCDPEAK}	Sensor's Maximum Output Signal Amplitude before LM9831 Analog Front End Saturation Gain = 0.933 Gain = 3.0 Gain = 9.0		1.9 0.6 0.19		V V V
Analog Inp	out Characteristics				
	Average OS _R , OS _G , OS _B Input Current	CDS Enabled, OS = 3.5V _{DC}	±3		nA
	OS _R , OS _G , OS _B Input Current	CDS Disabled, OS = 3.5V _{DC}	±26	±30	μA (max)
Internal Vo	Itage Reference Characteristics				
V _{BANDGAP}	Voltage Reference Output Voltage		1.23		V
V _{REF LO}	Negative Reference Output Voltage		V _{REF MID} -1.0		V
V _{REF MID}	Midpoint Reference Output Voltage		V _A /2.0		V
V _{REF HI}	Positive Reference Output Voltage		V _{REF MID} +1.0		V
V _{REGULA} -	USB I/O Voltage Regulator		3.4		V

DC and Logic Electrical Characteristics

The following specifications apply for AGND=DGND=0V, $V_A=V_D=V_{DRAM}=+5.0V_{DC}$ unless otherwise noted, $f_{CRYSTAL\ IN} = 48MHz$. Boldface limits apply for $T_A = T_J = T_{MIN}$ to T_{MAX} ; all other limits $T_A = T_J = 25^{\circ}C$. (Notes 8, 9, & 10)

Symbol	Parameter	Conditions	Typical (Note 9)	Limits (Note 10)	Units (Limits)			
Digital Input Characteristics for D0-D15 (DRAM Interface)								
V _{IN(1)}	Logical "1" Input Voltage	V _{DRAM} =5.25V V _{DRAM} =3.6V		2.0 2.0	V (min) V (min)			
V _{IN(0)}	Logical "0" Input Voltage	V _{DRAM} =4.75V V _{DRAM} =2.85V		0.8 0.8	V (max) V (max)			
I _{IN}	Input Leakage Current		±0.1		μΑ			
C _{IN}	Input Capacitance		5		pF			
	ut Characteristics for PAPER SENSE	1-2, MISC I/O 1-6, SDA, BUS POWE	R, CRYSTAL/EXT	CLOCK, 24/	40, KESE I,			
CMODE	Logical "1" Input Voltage	1-2, MISC I/O 1-6, SDA, BUS POWE	R, CRYSTAL/EXT	2.0	V (min)			
V _{IN(1)}		· · · ·	R, CRYSTAL/EXT					
CMODE	Logical "1" Input Voltage	V _D =5.25V	±0.1	2.0	V (min)			
V _{IN(1)} V _{IN(0)}	Logical "1" Input Voltage Logical "0" Input Voltage	V _D =5.25V		2.0	V (min) V (max)			
VIN(1) VIN(0) IIN CIN	Logical "1" Input Voltage Logical "0" Input Voltage Input Leakage Current	V _D =5.25V	±0.1	2.0	V (min) V (max) μΑ			
VIN(1) VIN(0) IIN CIN	Logical "1" Input Voltage Logical "0" Input Voltage Input Leakage Current Input Capacitance	V _D =5.25V	±0.1	2.0	V (min) V (max) μΑ			
$\begin{tabular}{c c} $CMODE$ & $V_{IN(1)}$ & $V_{IN(0)}$ & I_{IN} & C_{IN} & $Digital\ Input \end{tabular}$	Logical "1" Input Voltage Logical "0" Input Voltage Input Leakage Current Input Capacitance It Characteristics for D+, D-	V _D =5.25V V _D =4.75V	±0.1	2.0	V (min) V (max) μA pF			
$\begin{array}{c} \textbf{CMODE} \\ \\ V_{IN(1)} \\ \\ V_{IN(0)} \\ \\ I_{IN} \\ \\ C_{IN} \\ \\ \textbf{Digital Input} \\ \\ V_{IN(1)} \\ \end{array}$	Logical "1" Input Voltage Logical "0" Input Voltage Input Leakage Current Input Capacitance It Characteristics for D+, D- Logical "1" Input Voltage	V _D =5.25V V _D =4.75V V _D =5.25V	±0.1	2.0	V (min) V (max) µA pF V (min)			

DC and Logic Electrical Characteristics (Continued)

The following specifications apply for AGND=DGND=0V, $V_A=V_D=V_{DRAM}=+5.0V_{DC}$ unless otherwise noted, $f_{CRYSTAL\ IN}=48MHz$. **Boldface limits apply for T_A=T_J=T_{MIN} to T_{MAX}**; all other limits $T_A=T_J=25^{\circ}C$. (Notes 8, 9, & 10)

Symbol	Parameter	Typical (Note 9)	Limits (Note 10)	Units (Limits)		
Digital Outp	out Characteristics for D0-D15, A0-A9,	RD, WR, RAS, CAS (DRAM Interfac	ce)	l		
V _{OUT(1)}	Logical "1" Output Voltage	V _{DRAM} =4.75V, I _{OUT} =-4mA V _{DRAM} =2.85V, I _{OUT} =-4mA		2.4 2.4	V (min) V (min)	
V _{OUT(0)}	V _{OUT(0)} Logical "0" Output Voltage V _{DRAM} =4.75V, I _{OUT} =4mA V _{DRAM} =2.85V, I _{OUT} =4mA			0.4 0.4	V (max) V (max)	
Digital Outp	out Characteristics for A, B, \overline{A} , \overline{B}	1				
V _{OUT(1)}	Logical "1" Output Voltage	V _{DRAM} =4.75V, I _{OUT} =-10mA V _{DRAM} =2.85V, I _{OUT} =-10mA		2.4 2.4	V (min) V (min)	
V _{OUT(0)}	Logical "0" Output Voltage	V _{DRAM} =4.75V, I _{OUT} =4mA V _{DRAM} =2.85V, I _{OUT} =4mA		0.4 0.4	V (max) V (max)	
Digital Outp	out Characteristics for MISC I/O 1-6, TF	R1, TR2, ø1, ø2, RS, CP1, CP2, LAM	P _R , LAMP _G , LA	MPB		
V _{OUT(1)}	Logical "1" Output Voltage	V _D =4.75V, I _{OUT} =-4mA		2.4	V (min)	
V _{OUT(0)}	Logical "0" Output Voltage	V _D =4.75V, I _{OUT} =4mA		0.4	V (max)	
Digital Outp	out Characteristics for D+, D-	1				
V _{OUT(1)}	Logical "1" Output Voltage	V _D =4.75V, I _{OUT} =-1mA		2.4	V (min)	
V _{OUT(0)}	Logical "0" Output Voltage	V _D =4.75V, I _{OUT} =3mA		0.4	V (max)	
CRYSTAL II	N, CRYSTAL OUT Characteristics	1		1		
XTAL _{OUT DC}	CRYSTAL OUT Bias Level (Offset)		0.8		V	
XTAL _{OUT AC}	CRYSTAL OUT Amplitude	f _{CRYSTAL} = 48MHz	0.8		V _{P-P}	
Power Supp	oly Characteristics	-	'	•		
I _A	Analog Supply Current (V _A pins)	Operating Suspend	87 1	137	mA (max)	
I _D	Digital Supply Current (V _D pins)	Operating Suspend (including I _{DRAM})	37 14	50	mA (max μA (max	
I _{DRAM}	DRAM Supply Current (V _{DRAM} pins)	10 5 14	21 14	mA (max mA (max μΑ (max		

AC Electrical Characteristics

The following specifications apply for AGND=DGND=0V, $V_A=V_D=V_{DRAM}=+5.0V_{DC}$ unless otherwise noted, $f_{CRYSTAL\ IN}=48MHz$, MCLK DIVIDER = 1.0 (unless otherwise noted), $f_{MCLK}=f_{CRYSTAL\ IN}/MCLK\ DIVIDER$, $f_{ADC\ CLK}=f_{MCLK}/8$, C_L (databus loading) = 20pF/pin. **Boldface limits apply for T_A=T_J=T_{MIN} to T_{MAX}**, all other limits $T_A=T_J=25^{\circ}C$. (Notes 8, 9, & 10)

Symbol	Parameter	Conditions	Typical (Note 9)	Limits (Note 10)	Units (Limits)
	DR	AM Timing (Figure 1)			
t _{RD} SETUP	Data valid to RD rising edge	V _{DRAM} =5.0V V _{DRAM} =3.3V		26 35	ns (min) ns (min)
t _{RD} HOLD	Data valid after RD rising edge			0	ns (min)
twR SETUP	Data valid before WR falling edge			5	ns (min)
t _{WR} HOLD	Data valid after WR rising edge			10	ns (min)

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 2: All voltages are measured with respect to GND=AGND=DGND=0V, unless otherwise specified.


Note 3: When the input voltage (V_{IN}) at any pin exceeds the power supplies $(V_{IN} < GND \text{ or } V_{IN} > V_A \text{ or } V_D)$, the current at that pin should be limited to 25mA. The 50mA maximum package input current rating limits the number of pins that can simultaneously safely exceed the power supplies with an input current of 25mA to two.

Note 4: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_J max, Θ_{JA} and the ambient temperature, T_A . The maximum allowable power dissipation at any temperature is $P_D = (T_J$ max - $T_A) / \Theta_{JA}$. T_J max = 150°C for this device. The typical thermal resistance (Θ_{JA}) of this part when board mounted is 53°CW.

 $\textbf{Note 5:} \ \ \textbf{Human body model}, 100pF \ \ \textbf{capacitor discharged through a 1.5k} \\ \Omega \ \ \textbf{resistor.} \ \ \textbf{Machine model}, 200pF \ \ \textbf{capacitor discharged through a } \\ \Omega \ \ \textbf{resistor.} \ \ \textbf{Machine model}, 200pF \ \ \textbf{capacitor discharged through a } \\ \Omega \ \ \textbf{resistor.} \ \ \textbf{Machine model}, 200pF \ \ \textbf{capacitor discharged through a } \\ \Omega \ \ \ \textbf{resistor.} \ \ \textbf{Machine model}, 200pF \ \ \textbf{capacitor discharged through a } \\ \Omega \ \ \ \textbf{resistor.} \ \ \textbf{Machine model}, 200pF \ \ \textbf{capacitor discharged through a } \\ \Omega \ \ \ \ \ \textbf{Machine model}, 200pF \ \ \ \ \textbf{Machine model}, 200pF \ \ \ \textbf{Machine model}, 200pF \ \ \textbf{Machine m$

Note 6: See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" or the section titled "Surface Mount" found in any National Semiconductor Linear Data Book for other methods of soldering surface mount devices.

Note 7: Two diodes clamp the OS analog inputs to AGND and VA as shown below. This input protection, in combination with the external clamp capacitor and the output impedance of the sensor, prevents damage to the LM9831 from transients during power-up.




Note 8: For best performance, it is required that all supply pins be powered from the same power supply with separate bypass capacitors at each supply pin.

Note 9: Typicals are at $T_J = T_A = 25^{\circ}C$, $f_{CRYSTAL\ IN} = 48 MHz$, and represent most likely parametric norm.


Note 10: Tested limits are guaranteed to National's AOQL (Average Outgoing Quality Level).


Note 11: Integral linearity error is defined as the deviation of the analog value, expressed in LSBs, from the straight line that best fits the actual transfer function of the ADC.

Note 12: V_{REF} is defined as the CCD OS voltage for the reference period following the reset feedthrough pulse. V_{WHITE} is defined as the peak CCD pixel output voltage for a white (full scale) image with respect to the reference level, V_{REF}. V_{RFT} is defined as the peak positive deviation above V_{REF} of the reset feedthrough pulse. The maximum correctable range of pixel-to-pixel V_{WHITE} variation is defined as the maximum variation in V_{WHITE} (due to PRNU, light source intensity variation, optics, etc.) that the LM9831 can correct for using its internal PGA.



Note 13: PGA Gain Error is the maximum difference between the measured gain for any PGA code and the ideal gain calculated by using the formula $Gain_{PGA} \binom{V}{V} = G_0 + X \frac{PGA \ code}{32}$ where $X = (G_{31} - G_0) \frac{32}{31}$.





Pin Descriptions

	USB Interface								
D+, D-	Digital I/O. USB Interface signals								
BUS POWER	Digital Input. Tie low for bus powered systems, tie high for external power.								
ACTIVE/ SUSPENDED	Digital Output. Low in Suspend mode. High in operational mode. Used to control external regulators, other components.								
SDA Digital I/O. Serial Data to/from extern EEPROM.									
SCL Digital Output. Serial Clock Output to extern EEPROM.									
	Analog								
OS _R , OS _G , OS _B	Analog Inputs. These inputs (for Red, Green, and Blue) should be tied to the sensor's output signal through DC blocking capacitors. If unused, tie to ground through DC blocking capacitors.								
V _{REF LO}	Analog Output/Input. Bypass to AGND with a 0.047µF monolithic capacitor. Do not put a DC load on this pin.								
V _{REF MID}	Analog Output/Input. Bypass to AGND with a 0.047µF monolithic capacitor. Do not put a DC load on this pin.								
V _{REF HI}	Analog Output/Input. Bypass to AGND with a 0.047µF monolithic capacitor. Do not put a DC load on this pin.								
V _{BANDGAP}	Analog Output. Bypass to AGND with a 0.047μF monolithic capacitor. Do not put a DC load on this pin.								
V _{REGULATOR}	Analog Output. Bypass to AGND with a 0.047µF monolithic capacitor. Used as terminal voltage for 1.5k D+ pullup resistor.								
	DRAM								
D0 (LSB) -D15 (MSB)	Digital Inputs/Outputs. This is the 16 bit data path between the external DRAM and the LM9831.								
RD	Digital Output. Read signal to external DRAM.								
WR	Digital Output. Write signal to external DRAM.								
A0-A9	Digital Outputs. Address pins for up to 1M x 16 external DRAM.								
RAS	Digital Output. Row Address Strobe signal.								
CAS	Digital Output. Column Address Strobe signal.								

S	canner Support I/O					
PAPER SENSE 1-2	Digital Inputs. Programmable, used for sensing home position, paper, front panel switches, etc.					
MISC I/O 1-6	Digital Inputs/Outputs. Programmable, used for front panel switches, status LEDs, etc. At power-on and in Suspend Mode, MISC I/Os 1-3 are inputs and MISC I/Os 4-6 are outputs.					
Stepper Motor						
A, B, \overline{A} , \overline{B}	Digital Outputs. Pulses to stepper motor drive circuitry.					
SENSE _A , SENSE _B	Analog Inputs. Current sensing for stepper motor's PWM current control.					
SENSE _{GND}	Analog Input. Ground sense input for stepper motor's PWM current control.					
	Sensor Control					
ø1	Digital Output. CCD/CIS clock signal phase 1.					
ø2	Digital Output. CCD/CIS clock signal phase 2.					
RS	Digital Output. Reset pulse for the CCD/CIS.					
CP1	Digital Output. Clamp pulse for the CCD/CIS.					
CP2	Digital Output. Clamp pulse for the CCD/CIS.					
TR1, TR2	Digital Outputs. Transfer pulses for the CCD/CIS.					
LAMP _R , LAMP _G , LAMP _B	Digital Outputs. Used to control R, G, and B LEDs of single output CIS, as well as brightness of CCFL. The CDS signal can be seen on LAMP _B in a test mode (see register 5E, bit 7).					
Mas	ster Clock Generation					
CRYSTAL IN	Digital Input. Used with CRYSTAL OUT and an external 48MHz crystal to form a crystal oscillator.					
CRYSTAL OUT	Digital Output. Used with CRYSTAL IN and an external 48MHz crystal to form a crystal oscillator.					
CRYSTAL/	Digital Input. Tie to DGND for operation with					
EXT CLOCK	an external crystal. Pull up to $V_{\rm D}$ to drive CRYSTAL OUT with an external TTL or CMOS clock source.					
24/48	Digital Input. Tie to DGND for operation with a 48MHz crystal or external clock. Pull up to $\rm V_D$ for operation with a 24MHz crystal or external clock. NOTE: Operation at 24MHz is not guaranteed - always use a 48MHz crystal.					

Miscellaneous									
RESET	Digital input. Take high to force device into Power On Reset state, low to exit reset state.								
TEST	Analog Output.								
CMODE Digital Input. Test mode, always tie high.									
Analog	Power Supplies (4 pins)								
V _A (2)	This is the positive supply pin for the analog supply. It should be connected to a voltage source of +5V and bypassed to AGND with a 0.1µF monolithic capacitor in parallel with a 10µF tantalum capacitor.								
AGND (2)	This is the ground return for the analog supply.								
Digital	Power Supplies (17 pins)								
V _D (5)	This is the positive supply pin for the digital supply. It should be connected to a voltage source of +5V and bypassed to DGND with a 0.1µF monolithic capacitor.								
V _{DRAM} (3)	This is the positive supply pin for the digital supply for the LM9831's external DRAM I/O. It also powers the A, B, \overline{A} , and \overline{B} stepper motor outputs. It should be connected to a 3 or 5V supply and bypassed to the closest DGND pin with a 0.1µF monolithic capacitor.								
DGND (9)	This is the ground return for V_D and V_{DRAM} .								

LM9831 Register Listing

Registers in bold boxes are reset to that value on power-up. All register addresses are in hexadecimal. All other numbers are decimal unless otherwise noted.

Address	Function	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	Value
IMAGE	BUFFER (READ ONLY)									
00	Pixel (Image) Data	n	n	n	n	n	n	n	n	One byte of image data.
STATU	S REGISTERS (READ ONLY)									
01	Image Data Available In Buffer	n	n	n	n	n	n	n		n*2 (256k x 16 DRAM) or n*8 (1M x 16 DRAM) kilobytes of image data is available
	PAPER SENSE 1 State								_	False
	read clears bit if edge sensitive input.				Ш			_	1	1100
	PAPER SENSE 2 State							0	<u> </u>	False
	read clears bit if edge sensitive input.	<u> </u>					_	1	H	True
	MISC I/O 1 State						0		H	False
	read clears bit if edge sensitive input. MISC I/O 2 State					0	1		H	True False
			H		Н	1			┢	True
02	read clears bit if edge sensitive input. MISC I/O 3 State	-			0	_			-	False
					1				┢	True
	read clears bit if edge sensitive input. MISC I/O 4 State	-		0	-				┢	False
	read clears bit if edge sensitive input.		H	1					┢	True
	MISC I/O 5 State	-	0	_					H	False
	read clears bit if edge sensitive input.		1						H	True
	MISC I/O 6 State	0	Ė	_				_	┢	False
	read clears bit if edge sensitive input.	1	H	_				_	┢	True
		<u>''</u>							<u> </u>	Tiuc
DATAP	ORT REGISTERS									
								0	0	Offset Coefficient Data
	B. J. B. J. T J							0	1	Gain Coefficient Data
	DataPort Target							1	0	Gamma Lookup Table
								1	1	N/A
						0	0			Red
	DeteRent Terrent Colon					0	1			Green
03	DataPort Target Color					1	0			Blue
03						1	1			N/A
	Pause (Read Only) This bit indicates whether or not the scanner				0					Normal State
	is currently paused due to a buffer full condition.				1					The scanner is currently in the pause/reverse cycle.
	DRAM Test		0						Ī	Normal Operation
	DUVINI IG21		1							DRAM Test mode
			R							Address of location to be read/written to.
04	DataPort Address - MSB		/	а	а	а	а	а	а	a = 0 to 4095 for gamma tables,
			W							0 to 16383 for Offset and Gain Coefficient Data
										Addresses greater than these are illegal.
05	DataPort Address - LSB	а	а	а	а	а	а	а	а	Bit D6 of register 4 indicates whether next operation
										will be a Read (D6=1) or a Write (D6=0).
										Data to be read from or written to the address of the
										currently selected Dataport Target. The DataPort
06	DataPort	n	n	n	n	n	n	n	n	,
									l	(gamma data) or two (Gain/Offset Data) bytes are
										read from or written to this register.
						_		_	_	

Address	Function	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	Value
СОММ	AND REGISTER									
							0	0	0	Idle - Stops motor (A, B, \overline{A} , \overline{B} = 0), completes current line of data (if scanning). Note: CCD/CIS clocks continue clocking.
							0	0	1	High Speed Forward - Moves motor forward at a speed determined by the Fast Feed Step Size (registers 48 and 49). High Speed Reverse - Moves motor backward at a
	Command Register This register is used to start and end a scan. It is also used to home the sensor in a									speed determined by the Fast Feed Step Size (registers 48 and 49).
	flatbed scanner or eject the image in a sheetfed scanner. Note: Always make sure the Command Register is in the idle state (A) before insuiting a new command.							1		starts an image scan. Programmed High Speed Forward - Moves motor forward at a speed determined by the Fast Feed Step
07	(=0) before issuing a new command.						1	0	1	Size (registers 48 and 49) for the number of lines programmed in registers 4A and 4B. Programmed High Speed Reverse - Moves motor
							1	1	0	backward at a speed determined by the Fast Feed Step Size (registers 48 and 49) for the number of lines programmed in registers 4A and 4B.
	Standby When this bit is set the entire chip enters a low power state.				0					Normal Operation
	Warning: A Standby command will stop DRAM refresh.				1					Low Power Standby Mode
	Reset Write a 1 then a 0 to reset the LM9831's			0						Normal Operation
	state machines. Warning: A Reset will stop DRAM refresh.			1						Resets the LM9831
MASTE	ER CLOCK DIVIDER			- 1		- 1		_	-	
	MCLK Divider This register sets the master clock frequency									÷1.0 ÷1.5
08	for the entire scanner.									:4
	f _{MCLK} = 48MHz/MCLK_Divider									÷ ((aaaaaa/2)+1) ÷32.0
	f _{ADC} = f _{MCLK} /8									÷32.5

HORIZO	Function					D 3				
HORIZONTAL RESOLUTION AND DATAMODE SETTINGS										
										÷1
	Horizontal DPI Divider					_	_		_	÷1.5
	This register determines the horizontal resolution of the scan.					_	_		_	÷2 ÷3
	resolution of the scan.				-		_		_	÷4
	Scan resolution = Optical resolution divided									÷6
	by the Horizontal_DPI_Divider.									÷8
							1	1	1	÷12
	Pixel Packing				0					1 bit/pixel (1 bit grayscale/3 bit color)
	This register determines how many bits in				0					2 bits/pixel (2 bit grayscale/6 bit color)
	each byte of data are transmitted to the host when DataMode = 0				1	0				4 bits/pixel (4 bit grayscale/12 bit color) 8 bits/pixel (8 bit grayscale/24 bit color)
<u> </u>	DataMode				_	_				1, 2, 4, or 8 bit image data,
	When DataMode = 0, the pixel data is fully			0						as determined by the Pixel Size setting.
	processed, going through the Offset,									,
	Shading, Horizontal DPI Adjust, Gamma,									14 bit image data - sent in 2 bytes, MSB first:
	and Pixel Packing blocks.									First Byte: 13 12 11 10 09 08 07 06
	When DataMode = 1, 14 bit data is extracted			1						Second Byte: 05 04 03 02 01 00 XX XX
	following the Shading Multiplier stage. Gamma and any other post processing must									(XX: bits set to 0)
	be done by the host.									
RESER	•									
0A I	Reserved	0	0	0	0	0	0	0	0	Write 00 to this register
SENSO	R CONFIGURATION									
	Input Signal Polarity									Negative (Most CCD Sensors and Toshiba CIS)
-	put Olgital Foldrity								1	Positive (Most CIS Sensors)
	CDS On/Off							0		CDS Off CDS On
-							0	•		Standard (1 pixels per Ø period)
1	Standard/Even-Odd Sensor						1			Even/Odd (2 pixels per Ø period)
							1			
ŀ					0	0	'			Off - use standard CCD Timing
0B										Off - use standard CCD Timing CIS TR1 Timing Mode 1:
0В					0		1			Off - use standard CCD Timing CIS TR1 Timing Mode 1: TR1 pulse = exactly one Ø clock,
	CIS TR1 Timing Mode						'			Off - use standard CCD Timing CIS TR1 Timing Mode 1: TR1 pulse = exactly one Ø clock, starting at rising edge of Ø1
	CIS TR1 Timing Mode					1				Off - use standard CCD Timing CIS TR1 Timing Mode 1: TR1 pulse = exactly one Ø clock, starting at rising edge of Ø1 CIS TR1 Timing Mode 2:
	CIS TR1 Timing Mode				0	1				Off - use standard CCD Timing CIS TR1 Timing Mode 1: TR1 pulse = exactly one Ø clock, starting at rising edge of Ø1
	CIS TR1 Timing Mode				0	1				Off - use standard CCD Timing CIS TR1 Timing Mode 1: TR1 pulse = exactly one Ø clock, starting at rising edge of Ø1 CIS TR1 Timing Mode 2: TR1 pulse = exactly one Ø clock, TR1 centered around Ø1 high. N/A
·- 	CIS TR1 Timing Mode Fake Optical Black Pixels (for Dyna-type CIS sensors)			0	0	1				Off - use standard CCD Timing CIS TR1 Timing Mode 1: TR1 pulse = exactly one Ø clock, starting at rising edge of Ø1 CIS TR1 Timing Mode 2: TR1 pulse = exactly one Ø clock, TR1 centered around Ø1 high.

Address	Function	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	Value
SENSOR CONTROL SETTINGS										
	Ø1 Polarity								0	Positive
								0	1	Negative Positive
	Ø2 Polarity							1		Negative
	RS Polarity					_	0			Positive Negative
0C	CP1 Polarity					0				Positive
00	CFIFOIAIILY				_	1				Negative Positive
	CP2 Polarity				0	+				Negative
	TR1 Polarity			0						Positive
	•		0	1		-				Negative Positive
	TR2 Polarity		1							Negative
	Ø1 Active/Off		H	_		\dashv			0	Off Active
	G2 Aprilia IOH	-	H	-		\dashv	-	0	۲	Off
	Ø2 Active/Off					1		1		Active
	RS Active/Off					_	0			Off Active
	CP1 Active/Off					0	İ			Off
0D	CI I ACTIVE/OII				_	1				Active Off
	CP2 Active/Off	_		-	0	+				Active
	TR1 Active/Off			0						Off
			0	1						Active Off
	TR2 Active/Off		1							Active
	Number of TR Pulses	0								1 TR Pulse
	TR Pulse Duration	1				n	n	n	n	2 TR Pulses n+1 pixel periods (1-16)
0E	TR-Ø1 Guardband Duration	n	n		n	Ì				n pixel periods (0-15)
0F 10	Optical Black Clamp Start				n	n	n	n	n	pixel rate: n=0-23, line rate: n=0-7 MCLKs from Ø1 edge pixel rate: n=0-23, line rate: n=0-7 MCLKs from Ø1 edge
11	Optical Black Clamp End Reset Pulse Start									pixel rate: n=0-23, line rate: n=0-7 MCLKs from Ø1 edge
12	Reset Pulse Stop				n	n	n	n	n	pixel rate: n=0-23, line rate: n=0-7 MCLKs from Ø1 edge
13	CP1 Pulse Start									pixel rate: n=0-23, line rate: n=0-7 MCLKs from Ø1 edge
14 15	CP1 Pulse Stop CP2 Pulse Start									pixel rate: n=0-23, line rate: n=0-7 MCLKs from Ø1 edge pixel rate: n=0-23, line rate: n=0-7 MCLKs from Ø1 edge
16	CP2 Pulse Stop	-								pixel rate: n=0-23, line rate: n=0-7 MCLKs from Ø1 edge
17	Reference Sample Position				n	n	n	n	n	pixel rate: n=0-23, line rate: n=0-7 MCLKs from Ø1 edge
18	Signal Sample Position				n	n	n	n	n	pixel rate: n=0-23, line rate: n=0-7 MCLKs from Ø1 edge
INTEG	RATION TIME ADJUST									
19	Integration Time Adjustment Function		n	n	n	n	n	n	n	$t_{READOUT} = n^*t_{INT}$, n = 1 to 127. n=0 turns off function.
STEPP	PER PHASE CORRECTION									
1A	TR to Stepper Phase Correction - MSB			n	n	n	n	n	n	between the TR pulses and the stepper motor pulses.
1B	TR to Stepper Phase Correction - LSB	n	n	n	n	n	n	n	n	NOTE: a setting of n = 0 creates the maximum delay (16384) pixels, which will increase scan time. If this function is not used, this register should be set to 1.

Address	Function		D 6							
SENSO	OR PIXEL CONFIGURATION									
1C	Optical Black Pixels Start	l n	n	n	n	n	n	n	n	n nivele (0 - 255)
1D	Optical Black Pixels End		n n n n n n n n n pixels (0 - 255) n n n n n n n n n n pixels (0 - 255)							
1E	-									,
	Active Pixels Start - MSB									n pixels (0 - 16383) Set to the same value as register Data Pixels Start .
1F	Active Pixels Start - LSB	n	n	n	n	n	n	n	n	-
20	Line End - MSB			n	n	n	n	n	n	n pixels (0 - 16383) This selects the pixel count at which the current line is
21	Line End - LSB	n	n	n	n	n	n	n	n	ended and the next line begins. This determines the
PIXEL	DATA RANGE TO PROCESS		<u> </u>							integration time of one line.
										n pixels (Active Pixels Start - 16383)
22	Data Pixels Start - MSB			n	n	n	n	n	n	This selects the start of the range of pixels transmitte
										to the PC and determines the pixel location where
23	Data Pixels Start - LSB	n	n	n	n	n	n	n	n	offset and shading correction begins (pixel 0 in the
										DataPort). This value must be >= Active Pixels Sta
24	Data Pixels End - MSB									n pixels (Data Pixels Start - [Line End - 20])
25	Data Pixels End - LSB	n	n	n	n	n	n	n	n	This selects the end of the range of pixels transmitte to the PC. This value must be <= [Line End - 20]
										to the PC. This value must be <= [Line End - 20]
COLO	R MODE SETTINGS									
							_		_	3 Channel Pixel Rate Color
	AFE Operation 3 Channel or 1 Channel	<u> </u>								3 Channel Line Rate Color
			Н							1 Channel Grayscale
			H		_	0	1	U	1	1 Channel Color Red Channel
	1 Channel Grayscale Input Source		H		0	_				Green Channel
	(1 Channel Color always uses the		H		_	0			_	Blue Channel
26	Blue Channel as the input)	<u> </u>	H		1	1				N/A
	TR _{RED} (=TR1) position			0	Ė					1st TR pulse position (inside Ø1 high)
	(3 Channel Line Rate Mode only)			1						2nd TR pulse position (inside Ø1 low)
	TR _{GREEN} (=TR2) position		0							1st TR pulse position (inside Ø1 high)
	(3 Channel Line Rate Mode only)		1							2nd TR pulse position (inside Ø1 low)
	TR _{BLUE} (=CP2) position	0								1st TR pulse position (inside Ø1 high)
	(3 Channel Line Rate Mode only)	1	Ш					_	_	2nd TR pulse position (inside Ø1 low)
	O Observat Live Bets TD	-			H					Do not drop any TR _{RED} pulses
	3 Channel Line Rate TR _{RED} drop	-	H							Drop 1 TR _{RED} pulse (double integration time)
	(3 Channel Line Rate Mode only)	-	H						1	Drop 2 TR _{RED} pulses (triple integration time) N/A
			H		H	0	0	_	Ė	Do not drop any TR _{GREEN} pulses
	3 Channel Line Rate TR _{GREEN} drop	<u> </u>	Н		Н		1			Drop 1 TR _{GREEN} pulse (double integration time)
	(3 Channel Line Rate Mode only)						0			Drop 2 TR _{GREEN} pulses (triple integration time)
27	,					1	1			N/A
				0	0					Do not drop any TR _{BLUE} pulses
	3 Channel Line Rate TR _{BLUE} drop		Щ		1					Drop 1 TR _{BLUE} pulse (double integration time)
	(3 Channel Line Rate Mode only)		Н		0					Drop 2 TR _{BLUE} pulses (triple integration time)
		_		1	1		_			N/A
	Triple TR output	-	0							Normal operation Outputs single TR pulse on TR1, TR2, and CP2 pin:
DECE	L PVED	I								Carpara arrigie in pulse on inti, inz, and GF2 pill
RESERVED TO THE PROPERTY OF TH										
28	28 Reserved 0 0 0 0 0 0 0 0 Write 00 to this register					Write 00 to this register				

	Function	D 7	D 6	D 5	D 4	D 3	D 2	D 1	1	D 0	Value
ILLUMI	INATION SETTINGS										
	Illumination Mode							0	()	$LAMP_R = LAMP_G = LAMP_B = 0V$
	Controls the function of the 3 LAMP outputs:					L	L,	Ŭ	Ľ		(Power-On/Reset Default)
	$LAMP_R$, $LAMP_G$, and $LAMP_B$										Illumination Mode 1 - LAMP _R and LAMP _B turn on
	Mode 0 is the Off/Reset state.										every line, with their on and off points controlled by the Pixel Counter settings. LAMP _G Output is
	mode o le une em recest etate.							Ĺ	١.		continuous PWM pulse stream. (Figure 20)
	Mode 1 is typically used for CCFL lamps.							U	-		LAMP _R and/or LAMP _B may be set to stay on or off a
											all times by setting the LAMP Off or LAMP On setting
29											(registers 2C-37) greater than the Line End value
						H		H	+		(registers 20 and 21). Illumination Mode 2 - LAMP _R , LAMP _G , LAMP _B turn of
	Mode 2 is for color scanning with tri-color							١.	١.		sequentially at the line rate, with their on and off
	LEDs.							1	()	points controlled by Pixel Counter settings. (Figure
											21)
	Made 2 is few groupedle accoming with tri							١,	L		Illumination Mode 3 - LAMP _R , LAMP _G , LAMP _B turn of
	Mode 3 is for grayscale scanning with tri- color LEDs.							ľ			every line, with their on and off points controlled by the Pixel Counter settings. (Figures 22 and 23)
	LAMP _G PWM - MSB (Illumination Mode 1)					n	n	n	r		LAMP _G output is a PWM pulse stream. Duty cycle is
	LAMP _G PWM - LSB (Illumination Mode 1)	n	n	n	n	_	_	_	_	_	n/4095. Frequency = 48Mhz/4096 = 11.7kHz
2C	LAMP _R On - MSB			n	n	n	n	n	r	_	n pixels (1 - 16384)
2D	LAMP _R On - LSB	n	n	n	n	n	n	n	r	1	This selects the pixel count at which the LAMP _R
2E	LAMP _R Off - MSB			n	n	n	n	n	r	_	output goes high (if programmed) n pixels (1 - 16384)
		_	_				T		T		This selects the pixel count at which the LAMP _R
	LAMP _R Off - LSB	n	n	n	n	n	n	n	r		output goes low (if programmed)
30	LAMP _G On - MSB			n	n	n	n	n	r		n pixels (1 - 16384)
31	LAMP _G On - LSB	n	n	n	n	n	n	n	r		This selects the pixel count at which the LAMP _G output goes high (if programmed)
32	LAMP _G Off - MSB			n	n	n	n	n	r	_	n pixels (1 - 16384)
	LAMP _G Off - LSB	n	n				n		Т		This selects the pixel count at which the LAMP _G
									L		output goes low (if programmed)
	LAMP _B On - MSB					H	n	t	t		n pixels (1 - 16384) This selects the pixel count at which the LAMP _B
35	LAMP _B On - LSB	n	n	n	n	n	n	n	r	1	output goes high (if programmed)
36	LAMP _B Off - MSB			n	n	n	n	n	r	า	n pixels (1 - 16384)
37	LAMP _B Off - LSB	n	n	n	n	n	n	n	r	า	This selects the pixel count at which the LAMP _B
	· · · · · · ·	_	_			_		L			output goes low (if programmed)
STATIC	OFFSET AND GAIN SETTINGS FOR ANAL	_0	G 1								
38	Static Offset (Red)			1	_	_	n	_	_	_	Offset = +n*9.3mV, n = 0 to 31 Offset = -n*9.3mV, n = 0 to 31
				_	_	_	_	_	-	_	Offset = +n*9.3mV, n = 0 to 31
39	Static Offset (Green)										Offset = $-n*9.3$ mV, n = 0 to 31
ЗА	Static Offset (Blue)										Offset = $+n*9.3$ mV, n = 0 to 31
				_	_	_	n n	_	_	_	Offset = -n*9.3mV, n = 0 to 31 Gain = 0.93 + 0.067*n (V/V). n = 0 to 31
3B	Static Gain (Red)			1	_	_	n	_	_	_	Gain = $3(0.93 + 0.067 \text{ in } (V/V), \text{ in = 0 to 31}$
3C	Static Gain (Green)			0	_	_	n	_	-	_	Gain = $0.93 + 0.067*n (V/V)$, n = 0 to 31
30	Static Gain (Green)			_	_	_	n	_	-	_	Gain = 3(0.93 + 0.067*n) (V/V), n = 0 to 31
	Static Gain (Blue)			_	_	_	n n	_	_		Gain = $0.93 + 0.067*n (V/V)$, n = 0 to 31 Gain = $3(0.93 + 0.067*n) (V/V)$, n = 0 to 31

Address	s Function				D D					Value			
DIGITA	DIGITAL PIXEL RATE OFFSET AND GAIN SETTINGS												
3E	Fixed Offset Coefficient - MSB	r	n	ır	n n	n	n	n	n	Fixed Offset to use for calibration			
3F	Fixed Offset Coefficient - LSB	r	n	ı	n n	n	n	0	0	Tixed Offset to use for calibration			
40	Fixed Multiplier Coefficient - MSB	r	n	ı	n n	n	n	n	n	Fixed Gain to use for calibration			
	Fixed Multiplier Coefficient - LSB		١ln	١lr	٦ln	n	ln	n	n				
	AL PIXEL RATE OFFSET AND GAIN/DF				-								
	•				-			I	٥	Cain Multiplier Coefficient/45204			
	•				-			 	0	Gain = [Multiplier Coefficent]/16384			
	AL PIXEL RATE OFFSET AND GAIN/DR				-				0	Bypass Multiplier			
	AL PIXEL RATE OFFSET AND GAIN/DE				-			0	0	Bypass Multiplier Configuration Register 40 and 41 (Fixed)			
	AL PIXEL RATE OFFSET AND GAIN/DR				-			0	0	Bypass Multiplier			
	AL PIXEL RATE OFFSET AND GAIN/DE Shading Multiplier Multiplier Coefficient Source				-		0	0	0	Bypass Multiplier Configuration Register 40 and 41 (Fixed)			
DIGITA	AL PIXEL RATE OFFSET AND GAIN/DE				-		0	0	0	Bypass Multiplier Configuration Register 40 and 41 (Fixed) External DRAM			
DIGITA	AL PIXEL RATE OFFSET AND GAIN/DE Shading Multiplier Multiplier Coefficient Source			IN	-		0 1	0	0	Bypass Multiplier Configuration Register 40 and 41 (Fixed) External DRAM Configuration Register 3E and 3F (Fixed)			
DIGITA	Shading Multiplier Multiplier Coefficient Source Offset Coefficient Source			IN	IGS		0 1	0 1	0	Bypass Multiplier Configuration Register 40 and 41 (Fixed) External DRAM Configuration Register 3E and 3F (Fixed) External DRAM			

Address	Function		D 6							
STEPP	PER MOTOR CONTROL SETTINGS		<u> </u>				<u> </u>			
43	n (Line Skipping) Part of the "n out of m" function, consisting of registers 43, 44, and 54 (bits 3-7).	t	t	t	t	t	t	t	t	n lines saved in DRAM for every m lines (register 44) scanned, function bypassed if register value = 0. n (lines saved per m lines scanned) = 256 - t t = 256 - n If t = 0 then function is bypassed.
44	m (Line Skipping) Part of the "n out of m" function, consisting of registers 43, 44, and 54 (bits 3-7).	m	m	m	m	m	m	m		n lines (register 43) saved in DRAM for every m lines scanned. $m=1$ to 255. If $m=0$ then function is bypassed.
	Full/Microstepping		_				_		0	Full Step Mode Microstepping Mode
	Current Sensing Phases = 0 for fullstepping = 1 for microstepping							0		1 Phase - No microstepping, just kickstart/stop functions 2 Phases - necessary for microstepping
45	Stepper Motor Phase A Polarity						1			Positive (A/B/A/B Output high = winding energized) Negative (A/B/A/B output low = winding energized) WARNING: When idle, this setting leaves the motor energized for unipolar motors, and will destroy bipolar motor drivers. Keep this bit set to a 0.
	Stepper Motor Phase B Polarity					1				Positive (A/B/A/B Output high = winding energized) Negative (A/B/A/B output low = winding energized) WARNING: When idle, this setting leaves the motor energized for unipolar motors, and will destroy bipolar motor drivers. Keep this bit set to a 0.
	A, B, \overline{A} , and \overline{B} stepper motor status				0					A, B, A, and B output pins in Tri-State A, B, A, and B output pins active
46	Scanning Step Size - MSB	n	n	_	n	n	_	_		The step size of one microstep while scanning, in
47	Scanning Step Size - LSB	n	n	n	n	n				
48 49	Fast Feed Step Size - MSB Fast Feed Step Size - LSB	n	n	n n	_	n n	_	_		The step size of one microstep while fast feeding, in units of pixel periods (minimum 2)
4A	Fullsteps to Skip at Start of Scan - MSB	-	n	_	_	n				When scan starts, paper is fed forward n full steps (0
4B	Fullsteps to Skip at Start of Scan - LSB	n	n	n	n	n	n	n	n	32767) at highest speed. For "zooming" in flatbeds
4C	Fullsteps to Scan after PAPER SENSE 2 trips -MSB					n	n	n	n	Adds a delay of n (0-4095) full steps between when
4D	Fullsteps to Scan after PAPER SENSE 2 trips -LSB	n	n	n	n	n	n	n	n	PAPER SENSE 2 trips and when the scanning bit is reset, terminating the scan/motor movement
4E	Pause scanning, stop/reverse motor	n	n	n	n	n	n	n	n	Pause scan when buffer is n*2 (16 x 256k) or n*8 (16x1M) kbytes full
4F	Resume scanning, start motor	n	n	n	n	n	n	n	n	Resume scan when buffer is n*2 (16 x 256k) or n*8 (16x1M) kbytes full
50	Full steps to reverse when buffer is full			n	n	n	n	n	n	n (0-63) full steps (0 = do not reverse)
-	Acceleration Profile (stopped)					n	n			n (0-3) full step time units pause while stopped
51	Acceleration Profile (25%)		<u> </u>	n	n					n (0-3) full steps at 25% speed
	Acceleration Profile (50%) Default Phase Difference - High Byte	n	n					n	2	n (0-3) full steps at 50% speed 18 bit word used to calculate when motor resumes
52	Default Phase Difference - Mid Byte	n	n	n	n	n	n	n		after reversing and stopping. 1 < n < 262143. 2 bits i
53	Default Phase Difference - Low Byte	n	_		n					register 51 are the most significant bits of 18 bit wor
	Lines to Process After Pause/ Lines to Discard after Resume						n	n	n	n (0-7) lines. This only applies if the motor doesn't reverse (reverse steps = 0)
54	Line Skipping Phase Part of the "n out of m" function, consisting of registers 43, 44, and 54 (bits 3-7).					1				Red sensor data arrives before Green sensor Blue sensor data arrives before Green sensor
	Line Skipping Color Phase Delay Part of the "n out of m" function, consisting of registers 43, 44, and 54 (bits 3-7).	n	n	n	n					n lines, n = 0-15
55	Kickstart steps (fullstepping mode) Hold Current Timeout	n	n	n	n	n	n	n	n	Motor gets maximum current for first n (0-7) full step: Full step time units (1-31) (do not set to 0)
56	Stepper Motor PWM Frequency	n	n	n	n	n	n	n		=CRYSTAL OUT/(256*n) (0 < n < 256) =CRYSTAL OUT/(256*256) (n = 0)
57	Stepper Motor PWM Set Duty Cycle			n	n	n	n	n	n	= minimum of n/64 (default = 0)

PAPER SENSE 1: Stop Scan PAPER SENSE 1: Stop Scan PAPER SENSE 1: Stop Scan PAPER SENSE 2: Polarity PAPER SENSE 2: Polarity PAPER SENSE 2: Level/Edge sensitive PAPER SENSE 2: Level/Edge sensitive PAPER SENSE 2: Stop Scan PAPER SENSE 2: State bit (in Status Segister was read. #### Transitions on PAPER SENSE 2: State bit (in Status Segister) is set to a 1 if MISC I/O 1 is True #### Transitions on PAPER SENSE 2: State bit (in Status Segister) is set to a 1 if MISC I/O 1 is True #### PAPER SENSE 2: State bit (in Status Segister) is set to a 1 if MISC I/O 1 is True #### PAPER SENSE 2: State bit (in Status Segister) is set to a 1 if MISC I/O 2 is True #### PAPER SENSE 2: State bit (in Status Segister) is set to a 1 if MISC I/O 2 is True #### PAPER SENSE 2: State bit (in Status Segister) is set to a 1 if MISC I/O 2 is True #### PAPER SENSE 2: State bit (in Status Segister) is set to a 1 if MISC I/O 2 is True	Address	Function	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	Value
PAPER SENSE 1: Level/Edge sensitive PAPER SENSE 1: Stop Scan PAPER SENSE 2: Polarity PAPER SENSE 2: Polarity PAPER SENSE 2: Level/Edge sensitive PAPER SENSE 2: Stop Scan PAPER SENSE 2: Stap Scan	PAPER	R SENSE SETTINGS									
PAPER SENSE 1: Level/Edge sensitive PAPER SENSE 1: Level/Edge sensitive PAPER SENSE 1: State bit (in State Register) is set to a 1 if PAPER SENSE 1 state bit (in State Register) is set to a 1 if PAPER SENSE 1 state bit (in State Register) is set to a 1 if PAPER SENSE 1 state bit (in State Register) is set to a 1 if PAPER SENSE 1 state bit (in State Register) is set to a 1 if PAPER SENSE 1 state bit (in State Register) is set to a 1 if PAPER SENSE 1 state bit (in State Register) is set to a 1 if PAPER SENSE 1 state bit (in State Register) is set to a 1 if PAPER SENSE 2 is True Register) is set to a 1 if PAPER SENSE 2 is True Register) is set to a 1 if PAPER SENSE 2 is True Register) is set to a 1 if PAPER SENSE 2 is True Register) is set to a 1 if PAPER SENSE 2 is currer True. PAPER SENSE 2: Level/Edge sensitive PAPER SENSE 2: Level/Edge sensitive PAPER SENSE 2: Stop Scan In Register) is set to a 1 if PAPER SENSE 2 is currer True. PAPER SENSE 2: Stop Scan In Register) is set to a 1 if PAPER SENSE 2 is currer True. PAPER SENSE 2: Stop Scan In Register) is set to a 1 if PAPER SENSE 2 is currer True. PAPER SENSE 2: Stop Scan In Register) is set to a 1 if PAPER SENSE 2 is currer True. PAPER SENSE 2: Stop Scan In Register) is set to a 1 if PAPER SENSE 2 is currer True. PAPER SENSE 2: Stop Scan In Register) is set to a 1 if PAPER SENSE 2 is currer True. PAPER SENSE 2: Stop Scan In Register) is set to a 1 if PAPER SENSE 2 is currer True. PAPER SENSE 2: Stop Scan In Register) is set to a 1 if PAPER SENSE 2 is currer True. PAPER SENSE 2: Stop Scan In Register) is set to a 1 if PAPER SENSE 2 is currer True. PAPER SENSE 2: Stop Scan In Register) is set to a 1 if PAPER SENSE 2 is currer True. PAPER SENSE 2: Stop Scan In Register) is set to a 1 if PAPER SENSE 2 is currer True. PAPER SENSE 2: Stop Scan In Register) is set to a 1 if MISC I/O 1 State bit (in Status Register) is set to a 1 if MISC I/O 1 in State True. PAPER SENSE 2: Stop Scan In Register) is set to a 1 if MISC I/O 1 in State True.		PAPER SENSE 1: Polarity									
PAPER SENSE 1: Level/Edge sensitive PAPER SENSE 1: Level/Edge sensitive								-		1	0 1
PAPER SENSE 1: Level/Edge sensitive PAPER SENSE 1: Level/Edge sensitive									n		`
PAPER SENSE 1: Level/Edge sensitive 1									٥		9 ,
PAPER SENSE 1: Stop Scan True since the last time the Status Register was re Transitions on PAPER SENSE 1 will not clear the scanning bit.		PAPER SENSE 1: Level/Edge sensitive	-					_		1	Edge sensitive: PAPER SENSE 1 State bit (in Statu
PAPER SENSE 1: Stop Scan 1									1		Register) is set to a 1 if PAPER SENSE 1 has been
PAPER SENSE 1: Stop Scan											True since the last time the Status Register was rea
PAPER SENSE 1: Stop Scan 1								0			
PAPER SENSE 2: Polarity 1		PAPER SENSE 1: Stop Scan					_		_	-	
PAPER SENSE 2: Polarity A low input on PAPER SENSE 2 is True								1			
PAPER SENSE 2: Level/Edge sensitive PAPER SENSE 2: Level/Edge sensitive PAPER SENSE 2: Level/Edge sensitive 1	50	DARER OFNOE O. D. L. 16				T	0	П		H	- i
PAPER SENSE 2: Level/Edge sensitive Description Paper Sense Paper	58	PAPER SENSE 2: Polarity					1				A high input on PAPER SENSE 2 is True
PAPER SENSE 2: Level/Edge sensitive True. Edge sensitive: PAPER SENSE 2 State bit (in Stat Register) is set to a 1 if PAPER SENSE 2 has bee True since the last time the Status Register was red.											Level sensitive: PAPER SENSE 2 State bit (in Statu
PAPER SENSE 2: Level/Edge sensitive 1						0					9 ,
PAPER SENSE 2: Stop Scan standard scan input. A low input on MISC I/O 1 pin is configured as an input. PAPER SENSE 2: Stop PAPER SENSE 2: Stop Scan A standard scan A stop Scan A standard scan A st		PAPER SENSE 2: Level/Edge sensitive		-	Ш	Ц	Щ			-	
PAPER SENSE 2: Stop Scan		. /				1					,
PAPER SENSE 2: Stop Scan 1						•					9 ,
PAPER SENSE 2: Stop Scan 1					0	Ħ				l	
Appendix Sense 2: Stop Scan					U						
MISC I/O 1: Input or Output MISC I/O 1: Input or Output MISC I/O 1: Polarity (if configured as an input) MISC I/O 1: Level/Edge sensitive (if configured as an output) MISC I/O 1: Output State (if configured as an output) MISC I/O 2: Input or Output MISC I/O 2: Input or Output MISC I/O 3: Input or Output MISC I/O 1: Level/Edge sensitive (if configured as an input) MISC I/O 1: Level/Edge sensitive (if configured as an input) MISC I/O 1: Level/Edge sensitive (if configured as an input) MISC I/O 2: Input or Output MISC I/O 2: Input or Output MISC I/O 2: Input or Output MISC I/O 2: Level/Edge sensitive (if configured as an input) MISC I/O 2: Level/Edge sensitive (if configured as an input) MISC I/O 2: Input or Output MI		PAPER SENSE 2: Stop Scan									
MISC I/O 1: Input or Output MISC I/O 1: Input or Output MISC I/O 1: Input or Output MISC I/O 1: Polarity (if configured as an input) MISC I/O 1: Level/Edge sensitive (if configured as an input) MISC I/O 1: Level/Edge sensitive (if configured as an input) MISC I/O 1: Level/Edge sensitive (if configured as an input) MISC I/O 1: Level/Edge sensitive (if configured as an input) MISC I/O 1: Level/Edge sensitive (if configured as an input) MISC I/O 1: Level/Edge sensitive (if configured as an input) MISC I/O 1: Output State (if configured as an output) Power On/USB Suspend Default: Input MISC I/O 2: Input or Output MISC I/O 2: Polarity (if configured as an input) MISC I/O 2: Level/Edge sensitive (if configured as an input) MISC I/O 2: Level/Edge sensitive (if configured as an input) MISC I/O 2: Level/Edge sensitive (if configured as an input) MISC I/O 2: Level/Edge sensitive (if configured as an input) MISC I/O 2: Output State (if configured as an input) MISC I/O 2: Output State (if configured as an input) MISC I/O 2: Output State (if configured as an output) MISC I/O 2: Output State (if configured as an output) MISC I/O 2: Output State (if configured as an output) MISC I/O 2: Output State (if configured as an output) The output of the MISC I/O 2 pin will be a logic low (ov). The output of the MISC I/O 2 pin will be a logic low (ov). The output of the MISC I/O 2 pin will be a logic low (ov). The output of the MISC I/O 2 pin will be a logic low (ov). The output of the MISC I/O 2 pin will be a logic low (ov). The output of the MISC I/O 2 pin will be a logic low (ov). The output of the MISC I/O 2 pin will be a logic low (ov). The output of the MISC I/O 2 pin will be a logic low (ov).					1						
MISC I/O 1: Input or Output MISC I/O 1: Input or Output MISC I/O 1: Input or Output MISC I/O 1: Polarity (if configured as an input) MISC I/O 1: Polarity (if configured as an input) MISC I/O 1: Level/Edge sensitive (if configured as an input) MISC I/O 1: Level/Edge sensitive (if configured as an input) MISC I/O 1: Level/Edge sensitive (if configured as an input) MISC I/O 1: Output State (if configured as an output) MISC I/O 1: Output State (if configured as an output) MISC I/O 2: Input or Output MISC I/O 2: Input or Output MISC I/O 2: Level/Edge sensitive (if configured as an input) MISC I/O 2: Level/Edge sensitive (if configured as an input) MISC I/O 2: Level/Edge sensitive (if configured as an input) MISC I/O 2: Level/Edge sensitive (if configured as an input) MISC I/O 2: Level/Edge sensitive (if configured as an input) MISC I/O 2: Level/Edge sensitive (if configured as an input) MISC I/O 2: Output State (if configured as an output) MISC I/O 2: Level/Edge sensitive (if configured as an input) MISC I/O 2: Output State (if configured as an input) MISC I/O 2: Output State (if configured as an output) MISC I/O 2: Output State (if configured as an output) MISC I/O 2: Output State (if configured as an output) The output of the MISC I/O 2 pin will be a logic low (ov). The output of the MISC I/O 2 pin will be a logic low (ov). The output of the MISC I/O 2 pin will be a logic low (ov). The output of the MISC I/O 2 pin will be a logic low (ov). The output of the MISC I/O 2 pin will be a logic low (ov). The output of the MISC I/O 2 pin will be a logic low (ov). The output of the MISC I/O 2 pin will be a logic low (ov).											•
MISC I/O 1: Input or Output The MISC I/O 1 pin is configured as an input.	MISCI	/O PIN SETTINGS								<u> </u>	alter PAPER SENSE 2 trips register).
MISC I/O 1: Polarity (if configured as an input) MISC I/O 1: Polarity (if configured as an input) MISC I/O 1: Level/Edge sensitive (if configured as an input) MISC I/O 1: Level/Edge sensitive (if configured as an input) MISC I/O 1: Level/Edge sensitive (if configured as an input) MISC I/O 1: Output State (if configured as an output) MISC I/O 2: Input or Output MISC I/O 2: Input or Output MISC I/O 2: Polarity (if configured as an input) MISC I/O 2: Level/Edge sensitive (if configured as an input) MISC I/O 2: Level/Edge sensitive (if configured as an input) MISC I/O 2: Level/Edge sensitive (if configured as an input) MISC I/O 2: Output State (if configured as an input) MISC I/O 2: Level/Edge sensitive (if configured as an input) MISC I/O 2: Level/Edge sensitive (if configured as an input) MISC I/O 2: Output State (if configured as an input) The output of the MISC I/O 2 pin is configured as an input. A low input on MISC I/O 2 is True Level sensitive: MISC I/O 2 state bit (in Status Register) is set to a 1 if MISC I/O 2 state bit (in Status Register) is set to a 1 if MISC I/O 2 state bit (in Status Register) is set to a 1 if MISC I/O 2 has been True since the last time the Status Register was read. MISC I/O 2: Output State (if configured as an output) Power On/USB Suspend Default: Input The output of the MISC I/O 2 pin will be a logic low (oV). The output of the MISC I/O 2 pin will be a logic low (oV). The output of the MISC I/O 2 pin will be a logic low (oV).										0	The MISC I/O 1 pin is configured as an input.
(if configured as an input) MISC I/O 1: Level/Edge sensitive (if configured as an input) MISC I/O 1: Level/Edge sensitive (if configured as an input) MISC I/O 1: Level/Edge sensitive (if configured as an input) MISC I/O 1: Output State (if configured as an output) Power On/USB Suspend Default: Input MISC I/O 2: Input or Output MISC I/O 2: Polarity (if configured as an input) MISC I/O 2: Level/Edge sensitive (if configured as an input) MISC I/O 2: Level/Edge sensitive (if configured as an input) MISC I/O 2: Level/Edge sensitive (if configured as an input) MISC I/O 2: Level/Edge sensitive (if configured as an input) MISC I/O 2: Level/Edge sensitive (if configured as an input) MISC I/O 2: Output State (if configured as an input) MISC I/O 2: Output State (if configured as an output) MISC I/O 2: Output State (if configured as an output) MISC I/O 3: Output State (if configured as an output) The output of the MISC I/O 2 pin will be a logic low (ov). The output of the MISC I/O 2 pin will be a logic low (ov). The output of the MISC I/O 2 pin will be a logic low (ov). The output of the MISC I/O 2 pin will be a logic low (ov). The output of the MISC I/O 2 pin will be a logic low (ov). The output of the MISC I/O 2 pin will be a logic low (ov). The output of the MISC I/O 2 pin will be a logic low (ov). The output of the MISC I/O 2 pin will be a logic low (ov).		· · ·									
MISC I/O 1: Level/Edge sensitive (if configured as an input) MISC I/O 1: Level/Edge sensitive (if configured as an input) MISC I/O 1: Output State (if configured as an output) MISC I/O 2: Input or Output MISC I/O 2: Input or Output MISC I/O 2: Level/Edge sensitive (if configured as an input) MISC I/O 2: Level/Edge sensitive (if configured as an input) MISC I/O 2: Level/Edge sensitive (if configured as an input) MISC I/O 2: Level/Edge sensitive (if configured as an input) MISC I/O 2: Level/Edge sensitive (if configured as an input) MISC I/O 2: Level/Edge sensitive (if configured as an input) MISC I/O 2: Level/Edge sensitive (if configured as an input) MISC I/O 3: Level/Edge sensitive (if configured as an input) MISC I/O 3: Level/Edge sensitive (if configured as an input) MISC I/O 3: Level/Edge sensitive (if configured as an input) MISC I/O 3: Level/Edge sensitive (if configured as an input) MISC I/O 3: Level/Edge sensitive (if configured as an input) MISC I/O 3: Level/Edge sensitive (if configured as an input) MISC I/O 3: Level/Edge sensitive (if configured as an input) MISC I/O 3: Level/Edge sensitive (if configured as an input) MISC I/O 3: Level/Edge sensitive (if configured as an input) The output of the MISC I/O 3 pin will be a logic low (ov). The output of the MISC I/O 2 pin will be a logic low (ov). The output of the MISC I/O 2 pin will be a logic low (ov). The output of the MISC I/O 2 pin will be a logic low (ov).									0	Ļ	
MISC I/O 1: Level/Edge sensitive (if configured as an input) MISC I/O 1: Output State (if configured as an output) MISC I/O 1: Output State (if configured as an output) Power On/USB Suspend Default: Input MISC I/O 2: Input or Output MISC I/O 2: Input or Output MISC I/O 2: Polarity (if configured as an input) MISC I/O 2: Level/Edge sensitive (if configured as an input) MISC I/O 2: Level/Edge sensitive (if configured as an input) MISC I/O 2: Level/Edge sensitive (if configured as an input) MISC I/O 2: Level/Edge sensitive (if configured as an input) MISC I/O 2: Level/Edge sensitive (if configured as an input) MISC I/O 2: Level/Edge sensitive (if configured as an input) MISC I/O 2: Level/Edge sensitive (if configured as an input) MISC I/O 2: Output State (if configured as an output) MISC I/O 2: Output State (if configured as an output) MISC I/O 2: Output State (if configured as an output) MISC I/O 2: Output State (if configured as an output) MISC I/O 2: Output State (if configured as an output) Power On/I/SB Suspend Default: Input The output of the MISC I/O 2 pin will be a logic low (OV). The output of the MISC I/O 2 pin will be a logic low (OV). The output of the MISC I/O 2 pin will be a logic low (OV). The output of the MISC I/O 2 pin will be a logic low (OV). The output of the MISC I/O 2 pin will be a logic low (OV). The output of the MISC I/O 2 pin will be a logic low (OV).		(if configured as an input)	-	-					1	-	
(if configured as an input) The output of the MISC I/O 1 pin will be a logic low (oV). The output of the MISC I/O 1 pin will be a logic low (oV). The output of the MISC I/O 1 pin will be a logic high (sV). The output of the MISC I/O 1 pin will be a logic high (sV). The output of the MISC I/O 1 pin will be a logic high (sV). The MISC I/O 2 pin is configured as an input. The MISC I/O 2 pin is configured as an input. The MISC I/O 2 pin is configured as an output. The MISC I/O 2 pin is configured as an output. The MISC I/O 2 pin is configured as an output. The MISC I/O 2 pin is configured as an output. A low input on MISC I/O 2 is True								0			
MISC I/O 1: Output State (if configured as an output) Power On/USB Suspend Default: Input MISC I/O 2: Input or Output MISC I/O 2: Input or Output MISC I/O 2: Polarity (if configured as an input) MISC I/O 2: Level/Edge sensitive (if configured as an input) MISC I/O 2: Level/Edge sensitive (if configured as an input) MISC I/O 2: Output State (if configured as an input) MISC I/O 3: Input or Output MISC I/O 4: Input or Output MISC I/O 5: Input or Output MISC I/O 5: Input or Output MISC I/O 5: Input or Output MISC I/O 6: Input or Output MISC I/O 7: Input or Output MISC I/O 8: Input or Output MISC I/O 9: Inp		_	-						Т		
MISC I/O 1: Output State (if configured as an output) Power On/USB Suspend Default: Input MISC I/O 2: Input or Output MISC I/O 2: Input or Output MISC I/O 2: Polarity (if configured as an input) MISC I/O 2: Level/Edge sensitive (if configured as an input) MISC I/O 2: Level/Edge sensitive (if configured as an input) MISC I/O 2: Level/Edge sensitive (if configured as an input) MISC I/O 2: Level/Edge sensitive (if configured as an input) MISC I/O 2: Level/Edge sensitive (if configured as an input) MISC I/O 2: Level/Edge sensitive (if configured as an input) MISC I/O 2: Level/Edge sensitive (if configured as an input) MISC I/O 2: Level/Edge sensitive (if configured as an input) The output of the MISC I/O 2 pin will be a logic low (OV). The output of the MISC I/O 2 pin will be a logic low (OV). The output of the MISC I/O 2 pin will be a logic low (OV). The output of the MISC I/O 2 pin will be a logic low (OV).		(if configured as an input)						1			Register) is set to a 1 if MISC I/O 1 has been True
(if configured as an output) MISC I/O 2: Input or Output MISC I/O 2: Input or Output MISC I/O 2: Polarity (if configured as an input) MISC I/O 2: Level/Edge sensitive (if configured as an input) MISC I/O 2: Level/Edge sensitive (if configured as an input) MISC I/O 2: Level/Edge sensitive (if configured as an input) MISC I/O 2: Level/Edge sensitive (if configured as an input) MISC I/O 2: Level/Edge sensitive (if configured as an input) MISC I/O 2: Level/Edge sensitive (if configured as an input) MISC I/O 2: Output State (if configured as an output) MISC I/O 2: Output State (if configured as an output) MISC I/O 2: Output State (if configured as an output) MISC I/O 2: Output State (if configured as an output) MISC I/O 2: Output State (if configured as an output) MISC I/O 2: Output State (if configured as an output) Power On/I/SB Suspend Default: Input The output of the MISC I/O 2 pin will be a logic low (incomplete output of the MISC I/O 2 pin will be a logic low (incomplete output of the MISC I/O 2 pin will be a logic low (incomplete output of the MISC I/O 2 pin will be a logic low (incomplete output of the MISC I/O 2 pin will be a logic low (incomplete output of the MISC I/O 2 pin will be a logic low (incomplete output of the MISC I/O 2 pin will be a logic low (incomplete output of the MISC I/O 2 pin will be a logic low (incomplete output of the MISC I/O 2 pin will be a logic low (incomplete output of the MISC I/O 2 pin will be a logic low (incomplete output of the MISC I/O 2 pin will be a logic low (incomplete output of the MISC I/O 2 pin will be a logic low (incomplete output of the MISC I/O 2 pin will be a logic low (incomplete output											
(if configured as an output) Power On/USB Suspend Default: Input Input The output of the MISC I/O 1 pin will be a logic high (5V). MISC I/O 2: Input or Output Input		•					0				
MISC I/O 2: Input or Output The MISC I/O 2 pin is configured as an input.		, ,	-				1				The output of the MISC I/O 1 pin will be a logic high
MISC I/O 2: Input or Output The MISC I/O 2 pin is configured as an input.	59	Power On/03B Suspend Default. Input									()
MISC I/O 2: Polarity (if configured as an input) A low input on MISC I/O 2 is True A high input on MISC I/O 2 is True Level sensitive: MISC I/O 2 State bit (in Status Register) is set to a 1 if MISC I/O 2 is currently True (if configured as an input) MISC I/O 2: Level/Edge sensitive (if configured as an input) MISC I/O 2: Output State (if configured as an output) MISC I/O 2: Output State (if configured as an output) Power On/I/SR Suspend Default: Input A low input on MISC I/O 2 is True Level sensitive: MISC I/O 2 State bit (in Status Register) is set to a 1 if MISC I/O 2 bis currently True Register) is set to a 1 if MISC I/O 2 pin will be a logic low (if configured as an output) The output of the MISC I/O 2 pin will be a logic low (if configured as an output) Power On/I/SR Suspend Default: Input The output of the MISC I/O 2 pin will be a logic high.	00	MISC I/O 2: Input or Output			Ш		Щ				
(if configured as an input) A high input on MISC I/O 2 is True		MISC I/O 2: Polovity	-	H	0	1				-	
MISC I/O 2: Level/Edge sensitive (if configured as an input) Devel sensitive: MISC I/O 2 State bit (in Status Register) is set to a 1 if MISC I/O 2 is currently True Edge sensitive: MISC I/O 2 State bit (in Status Register) is set to a 1 if MISC I/O 2 has been True since the last time the Status Register was read. MISC I/O 2: Output State (if configured as an output) Output Of the MISC I/O 2 pin will be a logic low (OV). The output of the MISC I/O 2 pin will be a logic high power On I/SB Suspend Default: Input Output Of the MISC I/O 2 pin will be a logic high power On I/SB Suspend Default: Input Output Of the MISC I/O 2 pin will be a logic high power On I/SB Suspend Default: Input Output Of the MISC I/O 2 pin will be a logic high power On I/SB Suspend Default: Input Output Of the MISC I/O 2 pin will be a logic high power On I/SB Suspend Default: Input Output Of the MISC I/O 2 pin will be a logic high power On I/SB Suspend Default: Input Output Of the MISC I/O 2 pin will be a logic high power On I/SB Suspend Default: Input Output Of the MISC I/O 2 pin will be a logic high power On I/SB Suspend Default: Input Output Of the MISC I/O 2 pin will be a logic high power On I/SB Suspend Default: Input Output Of the MISC I/O 2 pin will be a logic high power On I/SB Suspend Default: Input Output Of the MISC I/O 2 pin will be a logic high power On I/SB Suspend Default: Input Output Of the MISC I/O 2 pin will be a logic high power On I/SB Suspend Default: Input Output Of the MISC I/O 2 pin will be a logic high power On I/SB Suspend Default: Input Output Of the MISC I/O 2 pin will be a logic high power On I/SB Suspend Default: Input Output Of the MISC I/O 2 pin will be a logic high power On I/SB Suspend Default: Input Output Of the MISC I/O 2 pin will be a logic high power On I/SB Suspend Default: Input Output Of the MISC I/O 2 pin will be a logic high power On I/SB Suspend Default: Input Output Of the MISC I/O 2 pin will be a logic high power On I/SB Suspend Default: Input Outpu			-	H		Н				-	
MISC I/O 2: Level/Edge sensitive (if configured as an input) The configured as an output of the MISC I/O 2 is currently True (if configured as an output) The configured as an output of the MISC I/O 2 pin will be a logic low (if configured as an output)		(zzimgaroa ao an mpan	+	_	H	\exists				H	
(if configured as an input) 1 Edge sensitive: MISC I/O 2 State bit (in Status Register) is set to a 1 if MISC I/O 2 has been True since the last time the Status Register was read. MISC I/O 2: Output State (if configured as an output) Power On/I/SB Suspend Default: Input 1 Edge sensitive: MISC I/O 2 State bit (in Status Register will Status I/O 2 has been True since the last time the Status Register was read. The output of the MISC I/O 2 pin will be a logic low (0V). The output of the MISC I/O 2 pin will be a logic high.		MISC I/O 2: Level/Edge consistive		υ	L					L	Register) is set to a 1 if MISC I/O 2 is currently True
MISC I/O 2: Output State (if configured as an output) Power On/I/SB Suspend Default: Input Register) is set to a 1 if MISC I/O 2 has been True since the last time the Status Register was read. The output of the MISC I/O 2 pin will be a logic low (0V). The output of the MISC I/O 2 pin will be a logic high.		_									
MISC I/O 2: Output State (if configured as an output) Power On I/SB Suspend Default: Input 1 The output of the MISC I/O 2 pin will be a logic low (0V). The output of the MISC I/O 2 pin will be a logic high.		(ssigaroa ao an input)		1							9 /
MISC I/O 2: Output State (if configured as an output) Power On/I/SB Suspend Default: Input 1			+	H	H	\vdash				-	
(if configured as an output) Power On/USB Suspend Default: Input 1 The output of the MISC I/O 2 pin will be a logic high		•	0								
Power On/USB Suspend Detailit Input 11			_			\exists				t	The output of the MISC I/O 2 pin will be a logic high
		rower On/03B Suspena Detault: Input]1								(5V).

Address	Function	D 7			D 4					
	MISC I/O 3: Input or Output								(The MISC I/O 3 pin is configured as an input.
	·								_	The MISC I/O 3 pin is configured as an output.
	MISC I/O 3: Polarity							0	L	A low input on MISC I/O 3 is True
	(if configured as an input)				4			1	Ļ	A high input on MISC I/O 3 is True
							0			Level sensitive: MISC I/O 3 State bit (in Status
	MISC I/O 3: Level/Edge sensitive	H	-	H	+	┝	H		╀	Register) is set to a 1 if MISC I/O 3 is currently Tru Edge sensitive: MISC I/O 3 State bit (in Status
	(if configured as an input)						1			Register) is set to a 1 if MISC I/O 3 has been True
							'			since the last time the Status Register was read.
	MISC I/O 3: Output State (if configured as an output)					0				The output of the MISC I/O 3 pin will be a logic low (0V).
5A	Power On/USB Suspend Default: Input					1				The output of the MISC I/O 3 pin will be a logic high (5V).
(NEW)	MISC I/O 4: Input or Output				0	Ī			Ī	The MISC I/O 4 pin is configured as an input.
	MISC I/O 4: Input or Output				1					The MISC I/O 4 pin is configured as an output.
	MISC I/O 4: Polarity			0						A low input on MISC I/O 4 is True
	(if configured as an input)			1	1				L	A high input on MISC I/O 4 is True
			0							Level sensitive: MISC I/O 4 State bit (in Status
	MISC I/O 4: Level/Edge sensitive	-	L	μ.	-	-			+	Register) is set to a 1 if MISC I/O 4 is currently Tru
	(if configured as an input)		1							Edge sensitive: MISC I/O 4 State bit (in Status Register) is set to a 1 if MISC I/O 4 has been True
			'							since the last time the Status Register was read.
	MISC I/O 4: Output State								t	The output of the MISC I/O 4 pin will be a logic low
	(if configured as an output)	0								(0V).
	Power On/USB Suspend Default: Output,	7	İ			1			T	The output of the MISC I/O 4 pin will be a logic high
	Logic High									(5V).
	MISC I/O 5: Input or Output								(The MISC I/O 5 pin is configured as an input.
							L.			The MISC I/O 5 pin is configured as an output.
	MISC I/O 5: Polarity				1			0	•	A low input on MISC I/O 5 is True
	(if configured as an input)	<u> </u>			-		L	1	-	A high input on MISC I/O 5 is True
							0			Level sensitive: MISC I/O 5 State bit (in Status
	MISC I/O 5: Level/Edge sensitive	H	-	H	+	H	H	H	╁	Register) is set to a 1 if MISC I/O 5 is currently Tru Edge sensitive: MISC I/O 5 State bit (in Status
	(if configured as an input)						1			Register) is set to a 1 if MISC I/O 5 has been True
							•			since the last time the Status Register was read.
	MISC I/O 5: Output State	l			1	_			t	The output of the MISC I/O 5 pin will be a logic low
	(if configured as an output)					0				(0V).
5B	Power On/USB Suspend Default: Output, Logic High					1				The output of the MISC I/O 5 pin will be a logic high (5V).
(NEW)	MICO VO Colleged on Contract				0				Ī	The MISC I/O 6 pin is configured as an input.
	MISC I/O 6: Input or Output				1					The MISC I/O 6 pin is configured as an output.
	MISC I/O 6: Polarity			0						A low input on MISC I/O 6 is True
	(if configured as an input)		L	1					L	A high input on MISC I/O 6 is True
			0							Level sensitive: MISC I/O 6 State bit (in Status
	MISC I/O 6: Level/Edge sensitive	-	L	μ.	-	-			+	Register) is set to a 1 if MISC I/O 6 is currently Tru
	(if configured as an input)		1							Edge sensitive: MISC I/O 6 State bit (in Status Register) is set to a 1 if MISC I/O 6 has been True
			ļ '							since the last time the Status Register was read.
	MISC I/O 6: Output State	T	İ	\vdash	╫	-			t	The output of the MISC I/O 6 pin will be a logic low
	(if configured as an output)	0				1				(0V).
	Power On/USB Suspend Default: Output,		Ī	Ī		t			t	The output of the MISC I/O 6 pin will be a logic hig
	Power On/USB Suspend Default: Output, Logic Low			1	1	1	1	1	1	(5V).

Address	Function	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	Value
TEST	MODE SETTINGS									
5C	ADC Output Code - MSB	n	n	n	n	n	n	n	n	Used to force the input to the HDPI Divider to a known
5D	ADC Output Code - LSB	n	n	n	n	n	n	n	n	value for digital tests
										Normal Operation
								0	1	Bypass AFE, Normal ADC Operation
	ADC Test Mode							4	0	Bypass AFE, bypass ADC digital correction,
	ADC Test Mode							!	U	output uncorrected ADC MSB
								4	1	Bypass AFE, bypass ADC digital correction,
								!	!	output uncorrected ADC LSB
						0	0			Normal Operation - ADC Output
	Dival Draggaing Innut Calcat					0	1			Registers 5C and 5D
5F	Pixel Processing Input Select					1	0			16 bit counter, reset at the start of every scan
⊃E						1	1			16 bit counter, reset at the start of every line
	16 bit Counter Increment Select			0	0					Increments by 1
				0	1					Increments by 4
	(16 bit counter starts at 0, increments every			1	0					Increments by 16
	datapixel)			1	1					N/A
	MCI K adge for AEE (Set this bit to 0)		0							Rising
	MCLK edge for AFE (Set this bit to 0)		1							Falling
	ODO Cirrard									Normal Operation
	CDS Signal									CDS signal is output on LAMP _B pin
5F-7F	Reserved		0	0	0	0	0	0	0	Write 00 to these registers

Applications Information

1.0 OVERVIEW

The LM9831 is a USB, 1200dpi, 14 bit (42 bit color) scanner-ona-chip.

2.0 ANALOG SIGNAL PROCESSING

One channel of the LM9831's analog front end is shown in Figure 3. The gain through each channel can be set between 0.93V/V and 9.0V/V using registers 3B, 3C, and 3D. The offset DAC provides up to ±278mV of offset correction using registers 38, 39, and 3A. The offset DAC and gain stages should be adjusted during coarse calibration so that the input signal is a maximum of 1.9Vp-p at the ADC input.

3.0 DIGITAL SIGNAL PROCESSING

3.1 ADC

The digital pixel data comes from a 6MHz 14 bit pipelined ADC. The output data is formatted as a 16 bit word. The pixel data is in the upper 14 bits, and the lower two bits are set to 0.

3.2 Pixel Processing Block

The Pixel Processing stage is used to digitally reduce the optical resolution of the sensor. The optical resolution can be reduced by a factor of 1, 1.5, 2, 3, 4, 6, 8, or 12. For a 1200 dpi (optical) system, this would produce resolutions of 1200, 800, 600, 400, 300, 200, 150, and 100. A 600 dpi (optical) system would be capable of 600, 400, 300, 200, 150, 100, 75, and 50 dpi. (Resolution in the vertical direction is controlled by the stepper motor speed.)

Horizontal resolution reduction is accomplished by averaging adjacent pixels. Averaging produces better image quality and reduces aliasing versus the traditional technique of simply discarding pixels to reduce resolution. For example, to get 100 dpi from a 300dpi optical sensor, you would average 3 300dpi pixels:

$$pixel_{100dpi} = \frac{p_{n-2} + p_{n-1} + p_n}{3}$$

The number of pixels coming out of the Pixel Processing block is equal to the integer portion of the number of pixels going in to the Pixel Processing block divided by the "Divide By" setting, from the table shown in Figure 4.

$$Pixels_{OUT} = INT(\frac{Pixels_{IN}}{Divide By})$$

This equation also applies to the divide by 1.5 function.

Divide By	DPI (1200 DPI	DPI (800 DPI	DPI (600 DPI	DPI (300 DPI
	system)	system)	system)	system)
1	1200	800	600	300
1.5	800	533	400	200
2	600	400	300	150
3	400	267	200	100
4	300	200	150	75
6	200	133	100	50
8	150	100	75	37.5
12	100	67	50	25

Figure 4: Decreasing Horizontal Resolution

If there are not enough pixels at the end of a line to form a complete pixel, the last pixel will be eliminated. For example, if a line is 35 pixels wide and the Horizontal DPI setting is set to divide by 6, then the output of the Pixel Processing block will be 5 pixels (the integer portion of 35/6). The last 5 pixels will be discarded, since 6 pixels would be required to form a new pixel in this mode.

The output of this stage is sent to the Pixel Rate Offset Correction

3.3 Pixel Rate Offset Correction Block

Offset correction words for every pixel of the CCD are stored in the external DRAM and accessed at the pixel rate. A digital subtractor subtracts the 16 bit offset word (corresponding to that pixel's offset error) from each pixel.

$$\begin{split} D_{OUT} = (((V_{IN} + V_{OS1})G_B + V_{DAC} + V_{OS2})G_{PGA} + V_{OS3})C\\ \text{simplified, with all offsets} = 0, \text{ this is:}\\ D_{OUT} = (V_{IN}G_B + V_{DAC})G_{PGA}C \end{split}$$

C is a constant that combines the gain error through the AFE, reference voltage variance, and analog voltage to digital code conversion into one constant. Ideally, C = 8192 codes/V (16384codes/1.9V).

Manufacturing tolerances widen the range of C. See Electrical Specifications.

Figure 3: Analog Front End (AFE) Model

The subtractor saturates at 0, i.e. if the coefficient to be subtracted is greater than the ADC output code, the result is an output of 0.

The offset words stored in DRAM are typically calculated by scanning a black calibration strip at 14 bits, and storing the results in the DRAM using the DataPort.

The offset subtractor only uses the upper 14 bits of the 16 bit word. When scanning in 14 bit mode, a pixel is transmitted as a 16 bit word, with the upper 14 bits containing the image data. The 2 LSBs of the image data and the offset correction word should be 00.

The offset correction equation is:

3.4 Pixel Rate Gain Correction Block

This is a digital multiplier that multiplies the output word from the subtractor by a 16 bit digital correction coefficient corresponding to that pixel's gain error. The coefficients are stored in the external RAM and accessed at the pixel rate.

The multiplier saturates at 16383, i.e. if the result of the multiplication is greater than 16383, the multiplier output is 16383.


The gain equation is:

$$Pixel_{OUT} = Pixel_{IN} \cdot \frac{coefficient}{16384}$$

Note that a coefficient of 0 represents a gain of 0. On the LM9830 and previous parts, a coefficient of 0 represented a gain of 1. To achieve a gain of 1, the coefficient should be set to 16384.

3.5 Gamma Correction Tables

There are 3 gamma lookup tables for R, G, and B. The input to the table is the 12 MSBs (most significant bits) of the 14 bit pixel data coming from the previous stage (3.4 Pixel Rate Gain Correction Block). The output is the 8 bit gamma corrected pixel data. The tables consume 12k words (4K bytes x 16 bits, only the 8 LSBs of each word is used) of the external DRAM. Each gamma table (red, green, and blue) can be loaded with any arbitrary user-defined transfer curve.



The gamma tables are loaded through the dataport (see 6.1 The DataPort: Reading and Writing to Gamma, Offset, and Gain Memory). The DataPort selects which color (Red, Green or Blue) gamma table will be read from or written to.

3.6 Pixel Packing/Thresholding Block

Some scans require only one bit per pixel ("line art" mode), others may need only 2 or 4 bits/pixel. To increase scanning speed for lower pixel depths, the LM9831 packs the desired MSBs of multiple pixels together into 1 16 bit word, increasing the transmission speed to the host by a factor of 2, 4, 8, or 16. Figure 6 shows how the pixels are packed together for 8, 4, 2, and 1 bit pixel depths. In Figure 6, "b" indicates the bit position (b7 = the most significant and b0 = the least significant bit) of the original 8 bit pixel data, and $p_{\rm n}$ indicates the original pixel sequence, i.e $p_{\rm 0}$, $p_{\rm 1}$, $p_{\rm 2}$, $p_{\rm 3}$...

If there are not enough unpacked pixels at the end of a line to complete the packed word for transmission, that final word is not sent. For example, doing an 8 bit pixel rate scan with a HDPI divider of 1 and an odd number of pixels will truncate the blue component of the last pixel.

Pixel Depth	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8
8	b7 p ₀	b6 p ₀	b5 p ₀	b4 p ₀	b3 p ₀	b2 p ₀	b1 p ₀	b0 p ₀
4	b7 p ₀	b6 p ₀	b5 p ₀	b4 p ₀	b7 p ₁	b6 p ₁	b5 p ₁	b4 p ₁
2	b7 p ₀	b6 p ₀	b7 p ₁	b6 p ₁	b7 p ₂	b6 p ₂	b7 p ₃	b6 p ₃
1	b7 p ₀	b7 p ₁	b7 p ₂	b7 p ₃	b7 p ₄	b7 p ₅	b7 p ₆	b7 p ₇
	bit	bit	bit	bit	bit	bit	bit	bit
	bit 7	6	5	bit 4	bit 3	bit 2	bit 1	bit 0
8	7	6	5	4		2	1	
8 4	7 b7 p ₁	6 b6 p ₁	5 b5 p ₁	4 b4 p ₁	3	2 b2 p ₁	1 b1 p ₁	0 b0 p ₁
	7 b7 p ₁ b7 p ₂	6 b6 p ₁	5 b5 p ₁ b5 p ₂	4 b4 p ₁ b4 p ₂	3 b3 p ₁	2 b2 p ₁ b6 p ₃	1 b1 p ₁ b5 p ₃	0 b0 p ₁ b4 p ₃

Figure 6: Packing Multiple Pixels Into One Word

The gamma table in **3.5 Gamma Correction Tables** allows the user to set the threshold of each transition for various line art or reduced pixel depth modes.

3.7 14 Bit Output Mode

For calibration purposes, it is useful to get the 14 bit data from the ADC. This mode is set through register 9, bit 5. In the 14 bit output mode, the gamma and pixel packing stages are bypassed, and the 14 bit data from the ADC is stored in DRAM, formatted as shown in Figure 7.

MSB	15	14	13	12	11	10	9	8
	b13	b12	b11	b10	b9	b8	b7	b6
LSB	7	6	5	4	3	2	1	0
	b5	b4	b3	b2	b1	b0	0	0

Figure 7: 14 Bit Output Mode Data Format

The 14 bit data is stored as a 16 bit word, with the 2 least significant bits of the 16 bit word set to 0.

3.8 Line Buffer

The line buffer uses the external DRAM as a FIFO line buffer to store the pixel data (which is generated at a fixed rate, synchronous to the CCD clocks) and send it back to the PC at an asynchronous, unpredictable, and non-constant rate.

The LM9831 supports 2 sizes of DRAM, 256k x 16bit and 1M x 16bit. 216kbytes (108kwords) of the capacity of the DRAM is consumed by the offset and shading coefficients and the gamma

tables. That leaves 296kbytes of memory available for line buffer when using a 256k x 16 bit DRAM, or 1832kbytes of memory when using a 1M x 16 bit DRAM.

The line buffer is tightly coupled to the stepper motor (4.0 Stepper Motor Controller), and is responsible for stopping the motor before the buffer overflows and starting the motor again as the buffer nears empty.

If the scanner is generating pixel data faster than the PC can acquire it, the line buffer will start to fill up. As the buffer nears 100% of its capacity, the scan must be paused before it starts acquiring a line which will overflow the buffer. This Pause Threshold limit (register 4E) is programmable in 2 kbyte (256k x 16 bit DRAM) or 8kbyte (1M x 16 bit DRAM) increments between 0 and 255.

To maximize scanner performance and minimize pausing due to buffer full conditions, the pause threshold should be set using this formula:

Pause Threshold (kB) = Available_Memory - (Line_Length + 1) where Available_Memory = 296kbytes (256k x 16b DRAM) or 1832kbytes (1M x 16 bit DRAM),

Line_Length = (Bytes/Line)/1024

Bytes/Line =
$$2 \cdot INT \left(\frac{Data \ Pixels}{HDPl_Divider} \right) \cdot C \cdot B \right)$$

Where C = 1 for "1 Channel Grayscale", 3 for all other modes,

Data_Pixels = Data Pixels End (registers 24, 25) - Data Pixels Start (registers 22, 23)

HDPI_Divider = Horizontal DPI divider = 1, 1.5, 2, 3, 4, 6, 8, or 12 B = Bits per Pixel = 16 (14 bit mode), 8, 4, 2, or 1

Register 4E value = Pause Threshold (kB)/2 (256k x 16 DRAM) or Pause Threshold (kB)/8 (1M x 16 DRAM)

When the Pause Threshold is reached the buffer sends a command to the stepper motor controller to stop scanning. The remainder of the line being processed will continue being processed and be sent to the buffer. If the Lines To Process After Pause Scan Signal register (register 54) is greater than 0, then room for these additional lines needs to be added into the Pause Threshold value calculation

Note that the scanner software on the host PC must set a Pause Threshold value low enough to ensure that any data that comes after a pause request (the rest of the current line and any subsequent lines if register 54 bits 0-2 are greater than 0) will fit into the DRAM buffer. If the Pause Threshold is set too high, the Line Buffer may overflow, creating discontinuities in the scanned image.

After a pause, the buffer will continue to transmit data to the PC until it hits the Resume Threshold limit (register 4F), which is also programmable in 2 kbyte (256k x 16 bit DRAM) or 8kbyte (1M x 16 bit DRAM) increments between 0 and 255. When the Resume Threshold is reached, the Line Buffer sends the motor controller a command to resume.

4.0 Stepper Motor Controller

The stepper motor controller sends a series of pulses to the stepper motor to move the paper past the sensor (sheetfed) or the sensor past the paper (flatbed). The speed at which the paper moves relative to the sensor, combined with the integration time

of the image sensor, determines the effective vertical resolution (Lines Per Inch, or LPI).

The stepper motor is moved forwards and backwards by two signals, A and B, 90° out of phase with each other. The phase for the forward direction is set in Configuration Register 45.

The A and B signals are either squarewaves (in Full Step Mode, Figure 8), or a staircase approximation of a sine wave (in Microstep mode, Figures 10 and 11).




Figure 8: Stepper Motor Waveform - Full Stepping

The LM9831 always counts stepper motor steps in units of microsteps. A full step is equal to four microsteps. Even when the LM9831 is in Full Step Mode, it is counting in microsteps, and will increment the stepper motor (generating a full step) every four microsteps.

The microstep Step Size is defined in units of time. These units of time are pixel periods, as defined in the horizontal pixel counter. In the 3 Channel Pixel Rate input mode, the pixel period is the $f_{\rm ADC}/3$ (= $f_{\rm MCLK}/24$). In the 3 Channel Line Rate and 1 channel modes, the pixel period is equal to $f_{\rm ADC}$ (= $f_{\rm MCLK}/8$). The Step Size is stored in the **Scanning Step Size** configuration register as a 14 bit value. During normal operation, the stepper motor is advanced 1 microstep every Step Size pixel periods. The LPI can be calculated as follows:

Where FSPI = the number of full steps required to move the image one inch, pixels/line is the number of pixel periods it takes to scan one horizontal line (equivalent to the value stored in the $\bf Line\ End\ registers$), StepSize is the number of pixel periods/microstep, and $\bf X=3$ for line rate and 1 for pixel rate modes.

Whenever the stepper motor has been moving and then comes to a stop, the LM9831 waits for the time specified in the Hold Current Timeout register and then de-asserts the A, B, \overline{A} , and \overline{B} outputs to cut power to the motor. When the stepper motor is not scanning or fast-feeding (Command = 00), A, B, \overline{A} , and \overline{B} are deasserted in all stepper modes.

There are two modes of stepper motor operation: fullstepping and microstepping.

4.1 Full Step Mode

In Full Step Mode the output is a pulse stream, as shown in Figure 8. The amplitude of the pulses is controlled by the output of

the 2 bit DAC, shown in Figure 9.

Scan Mode	DAC Voltage
Starting from a dead stop	0.465V for number of steps specified in Kickstart Steps register (0-7). If register is 0 there is no Kickstart
Scanning	current-movement begins at 0.325V. 0.325V
Stopped	0.110V for number of steps specified in Hold Current Timeout register (1 - 31), 0V after time out.

Figure 9: Full Step Current Control

4.2 Microstep Mode

Microstepping is a technique of driving the stepper motor with a staircase approximation of a sine wave, as shown in Figure 10. This technique maximizes the torque of a given motor, resulting in a higher maximum speed. In addition, it increases the resolution of the stepper motor. If a stepper motor moves 3.6° per full step, microstepping can create positions inside the 3.6°: 1.8°, 0.9°, or 0.45°, for example. This increases the maximum vertical resolution of the scanner. Microstepping also results in quieter motor movement.




Figure 10: Bipolar Microstepping Waveform

The amplitude of the microstepped sine wave is controlled by the output of the stepper motor DAC (Figure 11). The current in the stepper motor winding is measured as a voltage across the sense resistor, and the transistor drive signals are pulse width modulated (PWM) to force the average current through the winding equal to V_{DAC}/R_{SENSE}. Register 56 controls the frequency of the PWM, and Register 57 controls the minimum time the driver is on every period. Register 57 should be set as short as possible, the driver only needs to be on long enough to mask any transient



noise generated by the driver transistor turning on.



Figure 11: Stepper Motor Waveform - LM9831 Signals

Figure 12 shows the LM9831's DAC voltages. The peak current through the stepper motor winding will be 0.465V/R $_{\rm SENSE}$. The table index is incremented every microstep (StepSize pixel periods).

Table Index	A (B)	Ā (B)	DAC Voltage
0	0	0	N/A
1	1	0	0.175V
2	1	0	0.325V
3	1	0	0.425V
4	1	0	0.465V
-0	0	0	N/A
-1	0	1	0.175V
-2	0	1	0.325V
-3	0	1	0.425V
-4	0	1	0.465V

Figure 12: Microstepping Current Control

4.3 Pause Behavior - Non-Reversing Mode

When the Full Steps to Reverse When Buffer is Full register is 0, the stepper motor simply stops moving when the Pause signal is received, as shown in Figure 13. The line of data currently being processed (section "a" in Figure 13) will continue to be processed and stored in DRAM. Additional lines may be digitized and stored as well, depending on the number programmed in the Lines to Process After Pause Scan Signal register (Figure 14). This value is different for different scanner designs and should be empirically set to the value that minimizes the spatial distortion created by the motor slowing down and stopping.




Figure 13: Stepper Motor Stopping

Value	Additional Lines to Store in DRAM
0	0(a only)
1	1 (a and b)
2	2 (a, b and c)
7	7

Figure 14: Lines to Process after Pause Scan Signal Register

When the Resume Scan signal is received, the stepper motor controller waits the appropriate number of pixel periods after the next TR pulse and then starts stepping again at the normal rate. The first new line transmitted is determined by the Lines to Discard After Resume Scan Signal register. The discard value must be the same as the value in the Lines to Process After Pause Scan Signal register.




Figure 16: Stepper Motor Resuming

Value	First Line to Transmit After Pause
0	b
1	С
2	d
7	i

Figure 15: Lines to Discard After Resume Scan Signal Register

4.4 Pause Behavior - Reversing Mode

If the Full Steps to Reverse When Buffer is Full register is >0, then the Reversing Mode is enabled.

The Reversing Mode eliminates spatial distortion due to the pausing of a scan. When the Pause Scan signal is received, the line currently being processed is completed and stored in RAM (line "b" in Figure 17). When the scan resumes, ideally the LM9831 would send out lines "c" and after under the exact same speed and positional conditions the scanner was in before the scan paused (as indicated by the dotted line in Figure 17).

When the Pause Scan signal is received, the LM9831 processes the remainder of the line currently being read from the CCD (line b), and stores the offset (in pixel periods) between the last TR pulse and the last step. It then stops, reverses, stops, and waits for the Resume Scan signal. Once Resume Scan is asserted, the motor controller waits for the previously stored number of pixels periods, then starts moving forward again, maintaining the same phase relationship between the TR pulse and the stepper motor control signals. The result is as if the stepper motor had never paused




Figure 17: Reversing - The Goal

Stopping, reversing, and resuming forward motion all follow the curve programmed in the **Acceleration Profile** configuration register. There are 3 segments (Stopped, 25%, and 50%), and the number in each register indicates the number of full steps to stay at that acceleration. A value of 0 indicates that that segment is to be skipped. For example, a value of 0 in all three registers would mean that the motor would instantly reverse when the buffer is full, then instantly stop after going back the specified number of lines.

Speed Register	DAC output
Stopped	x = number of full step clocks to wait
(x = 0 to 3)	before reversing motor.
25% (y = 0 to 3)	y = number of full steps at 25% of final speed. Full step period = 4 full step clocks.
50% (z = 0 to 3)	z = number of full steps at 50% of final speed. Full step period = 2 full step clocks.

Figure 18: Acceleration Profile Settings

This acceleration profile is used any time the motor is started, stopped, or reversed.

The acceleration profile for stopping, reversing, stopping, and going forward again is this:

- Full speed forward (1 microstep = #pixels in Scanning Step Size register) until the Pause Scanning signal is received.
- 50% speed forward for z full steps (1 microstep = 2* #pixels in Scanning Step Size register)
- 25% speed forward for y full steps (1 microstep = 4*#pixels in Scanning Step Size register)
- Stopped for x full steps (1 microstep = #pixels in Scanning Step Size register).
- 25% speed backward for y full steps (1 microstep = 4*#pixels in Scanning Step Size register)
- 50% speed backward for z full steps (1 microstep = 2* #pixels in Scanning Step Size register)
- Full speed backward (1 microstep = #pixels in Scanning Step Size register) for number of microsteps in the Steps to Reverse register
- 50% speed backward for z full steps (1 microstep = 2* #pixels in Scanning Step Size register)
- 25% speed backward for y full steps (1 microstep = 4*#pixels in

Scanning Step Size register)

- Paused until a Resume Scan signal is received, whichever event happens first. During the hold current timeout period, the DAC output is held at 0.110V (the hold current) for FullStep mode, or the DAC outputs are held as they were prior to stopping for the microstep mode. After the hold current timeout period, output drivers A, B, A, and B will be deasserted.
- · Wait for Resume Scan signal
- Wait for correct number of pixel periods to resynchronize stepper motor with sensor timing.
- 25% speed forward for y full steps (1 microstep = 4*#pixels in Scanning Step Size register)
- 50% speed forward for z full steps (1 microstep = 2* #pixels in Scanning Step Size register).
- Full speed forward (1 microstep = #pixels in Scanning Step Size register), with TR pulses synchronized to same the position on image that they would have been had scanner not stopped.

The Lines to Process After Pause Scan Signal/Lines to Discard After Resume Scan Signal register is not used in reversing mode.

4.5 Fast Feed Step Size Register

When the motor is being moved quickly (Paper Feed to End/Paper Feed to Beginning command or Steps to Skip at Start of Scan register), the microstep period comes from this register.

For all other motor movement, the microstep size is given in the **Scanning Step Size** register.

4.6 Stepper Motor Current Control Using PWM

There is an option to use Pulse Width Modulation of the current in the stepper motor to increase high speed torque, optimize efficiency, and allow use of a lower current, less expensive motor. Precisely controlling the current in the motor provides several benefits. In Full Step Mode, the motor can start moving faster and overcome inertia by increasing the current to the motor to 100% when it is starting from a dead stop. After a programmable number of steps, the inertia is overcome and the current can be reduced to 70% to reduce heat in the stepper motor (allowing a less expensive motor to be used). When stopping the stepper motor, the current is increased to 100% for a short time to overcome the forward momentum, then the motor is held in position with a low-level standby current of 25%. If the motor is motionless for more than the Hold Current Timeout period, the current goes to 0%.

In microstepping mode, the PWM is used to approximate a sine wave as shown in Figure 10.

The current control is accomplished by measuring the average motor winding current through a sense resistor to ground, comparing it to a reference voltage, and PWMing the motor driver transistor(s) to force the current to be equal to the reference current. See the **Stepper Motor Current Controller Block Diagram** at the end of this document.

5.0 Scanner Support Functions

5.1 Illumination Control Block


Scanner systems require an illumination source to supply the

light to the image being scanned. This source may be white (typically a fluorescent lamp), or red, green, and/or blue LEDs. There are four illumination modes in the LM9831:

Illumination Mode	Description						
0	$LAMP_R$, $LAMP_G$, $LAMP_B$ outputs = 0. This is the power-on default.						
1	Scanning with white light: LAMP _R and LAMP _B controlled by LAMP On/Off pointers in horizontal pixel counter (as in Mode 3), LAMP _G is a PWM pulse stream						
2	Scanning with 3 LEDs in color: LAMP _R turns on for Red lines LAMP _G turns on for Green lines LAMP _B turns on for Blue lines						
3	Scanning with 3 LEDs in gray: LAMP _R turns on for all lines LAMP _G turns on for all lines LAMP _R turns on for all lines						

Figure 19: Illumination Modes

In Illumination Mode 1, the lamp connected to the LAMP pin is controlled by the LAMP_R On/Off settings in the configuration register. The LAMP_B output (if used) is controlled the same way. If the lamp is supposed to be on all the time, then the On setting should be set to a number between 0 and the value in the Line End register, and the Off register should be set to a number greater than the value in the Line End register. Conversely, if the lamp is supposed to be off all the time, then the On setting should be set to a number greater than the value in the Line End register, and the Off register should be set to a number between 0 and the value in the Line End register. The LAMPG output is a Pulse-Width-Modulated pulse stream whose duty cycle is controlled by the value in the PWM register (0-4095). The duty cycle is therefore equal to the register value/4096. The PWM counter is clocked with the 48MHz clock so the output frequency is 48MHz/4096 = 11.7kHz. This PWM output can be used to control the brightness of a fluorescent lamp.




LAMP_B (LAMP_B On > Line End, LAMP_B Off < Line End

Figure 20: Illumination Mode 1

In Illumination Mode 2 (which is typically used in conjunction with 1 Channel Color), the LAMP $_{R}$, LAMP $_{G}$, and LAMP $_{B}$ outputs are cycled through sequentially, one line at a time. An internal color counter keeps track of the color of the line to be integrated, and takes that color's LAMP output high when the pixel counter reaches the value stored in that color's LAMP On register (Configuration Registers 2C-37). If the On value is greater than the value in the Line End register, then that lamp never turns on. That color's LAMP output goes low when the pixel counter reaches that color's Off value. If the Off value is greater than the value in the Line End register, then the pixel counter will never reach the

Off value and the lamp will always stay on. Illumination Mode 2 timing is shown in Figure 21, and in slightly more detail in Figure 33.



Illumination Mode 3 is similar to Illumination Mode 2, except that the LAMP outputs for all three colors are turned on and off every line. Illumination Mode 3 timing is shown in Figures 22 and 23. The Lamp On and Lamp Off settings work the same as in Mode 2 to control the on and off points for the different lamp signals. In systems with a limited power budget, care should be taken to prevent turning multiple lamps on at the same time. This can also be important for CIS sensors that limit the maximum combined current of the three lamps.




Figure 23: Illumination Mode 3 (green only)


These modes are in operation whenever the chip is powered on and not in standby mode. For example, the LAMP outputs in Figures 21 and 22 keep pulsing whether the LM9831 is in the Idle, Paper Feed, or Scanning states. This eliminates light amplitude variations due to the lamp/LEDs warm-up characteristics. Since the LAMP pulses are synchronized to the TR pulse, which is determined by the horizontal pixel counter, this means that the pixel counter is constantly running, and any new scans can only be started by waiting for the next new line (the next Red line in the case of Illumination Mode 2).

5.2 CCD/CIS Control Block

This function generates the clock signals necessary to control a CCD or CIS sensor. Refer to the descriptions for registers 0B to

18 for more details on the timing of specific signals. The LM9831 features:

- Independent control over the polarity (inverting or noninverting) of the input stage to accommodate CIS or CDS signals.
- Full timing control of the CIS and CDS sample points. Reference and signal sample points can be independently adjusted.
 Note that the absolute time between reference sample and signal sample must be 2 MCLKs or greater, whether CDS is on or off.
- Ability to turn off CDS. When CDS is on, traditional CDS is performed. When CDS is off, the signal is sampled at the Sample Signal point, but the internal reference is used for the Sample Reference voltage (not a point on the input signal itself).
- The CP1 output supplies the CP pulse needed on some popular Toshiba CCDs. This looks and acts just like another, independent RS pulse.
- A CP2 output is another independent pixel rate pulse that (if needed) can be programmed to supply an additional clock.
- CCD clock signals RS, CP1, CP2 are reset when Line Ends
- The internal Clamp signal is reset with Optical Black Pixels End.
- TR1 and TR2 pulse widths are always the same width, as determined by Register 0E.
- The TR-Ø1 guardband may be equal to 0, causing TR and Ø1 to go high simultaneously and low simultaneously (Figure 24). This is a requirement of some Canon CIS sensors.



TR Pulse same as first clock pulse

Figure 24: TR-Ø1Guardband Can Be Equal To 0

 CIS TR1 Timing Mode 1. In this mode the TR1 pulse is exactly one Ø clock long, occurring on the rising edge of Ø1. The TR1 pulse width and guardband settings are ignored. For Dyna CIS.




Figure 25: CIS TR1 Timing Mode 1

 CIS TR1 Timing Mode 2. In this mode the TR pulse is again equal to 1 Ø period, but now it is centered around Ø1. The TR pulse width and guardband settings are ignored. For Canon CIS




Figure 26: CIS TR1 Timing Mode 2

• To prevent sensor saturation, the LM9831 is always clocking

the CCD/CIS, except when it is in Reset or Standby (Register 7 bit 2 or 3 = 1).

There is a bit for Fake Optical Black Pixels (register 19, bit 2).
 This is used with Dyna CIS sensors. In this mode, the RS output pulses once inside the TR1 pulse, then is held high until the end of the optical black pixels. The TR1 pulse is extended until the trailing edge of the first RS pulse. This mode works for TR1 only, under all TR1 settings (normal and CIS TR1 Timing modes 1 and 2).





Figure 27: Fake Optical Black Pixels

5.3 AFE Operation

The LM9831 supports the following operation modes, controlled by registers 26 and 27:


 3 Channel Pixel Rate Mode. In this mode all three channels are converted with the multiplexer in front of the ADC switching at the ADC conversion rate, producing interleaved RGB data that is transferred to RAM. The ADC runs at MCLK/8, each channel's pixel rate is MCLK/24. Each color has its own offset and gain coefficients. This mode typically uses Illumination Mode 1.



ADC Out Line 2: RGBRGBRGBRGBRGB... ADC Out Line 3: RGBRGBRGBRGBRGB... ADC Out Line 4: RGBRGBRGBRGBRGB...

Figure 28: 3 Channel Pixel Rate Mode

• 3 Channel Line Rate Mode. In this mode all three channels are converted with the multiplexer in front of the ADC switching at the line rate, producing a line of Red data, followed by a line of Green data, followed by a line of Blue data, etc. that is transferred to RAM. The selected channel and the ADC both run at MCLK/8. Each color has its own offset and gain coefficients. This mode typically uses Illumination Mode 1.



ADC Out Line 1: RRRRRRRRRRRRRRR... ADC Out Line 2: GGGGGGGGGGGG... ADC Out Line 3: BBBBBBBBBBBBBBBB... ADC Out Line 4: RRRRRRRRRRRRRRRRR...

Figure 29: 3 Channel Line Rate Mode




Figure 30: 3 Channel Line Rate TR Pulse Timing

In the 3 Channel Line Rate Mode three TR pulses are generated. TR_{RED} is the TR1 output, TR_{GREEN} is the TR2 output, and TR_{BLUE} is the CP2 output. In this mode TR pulses for a particular color can be "skipped", increasing the integration time for that color. In the example shown in Figure 30, the red channel sees 2 times the integration time of the green channel, and the blue channel sees 3 times the integration time of the green channel. Each channel can be independently programmed to drop 0, 1, or 2 TR pulses.




Figure 31: 3 Channel Line Rate Mode with 2 TR
Pulse Positions

Each color's TR pulse can be programmed to occur in position 1 (inside Ø1 high) or position 2 (inside Ø1 low), as shown in Figure 31

 1 Channel Grayscale: Uses the selected channel's offset and gain coefficients for all lines. 1 Channel Grayscale is used to scan a grayscale images. This mode typically uses Illumination Mode 1 when used with a 3 Channel Color sensor, or Illumination Mode 3 when used with a 1 Channel sensor.




Figure 32: 1 Channel Grayscale

• 1 Channel Color: This mode uses a sensor tied to the Blue OS input only. Illumination is switched in RGBRGB pattern at the line rate. Each color has own digital offset and gain coefficients as well as static Gain and Offset data. Note that there is a one line delay between when a line sexposed to a color and when pixels of that color are clocked out of the sensor. For example, the Green LEDs should be on while you are clocking out Red pixels. This mode uses Illumination Mode 2.




Figure 33: 1 Channel Color

5.4 External DRAM Interface

The LM9831 supports two external DRAM sizes: 256k x 16 and 1M x 16. The DRAM is used for line buffering, gain (shading) coefficient data, offset coefficient data, and gamma correction. 48kwords (16k pixels * 3 colors) are used for gain coefficients, and another 48kwords (16k pixels * 3 colors) for the offset coefficients. Gamma correction consumes 12kwords (4k x 3 colors). The remaining RAM (148kwords = 296kB for 256k DRAM, or 916kwords = 1,832kB for 1M DRAM) is used for the circular image data buffer. The 1M size does not necessarily provide a performance advantage (except perhaps when the USB bus is heavily loaded and I/O is very slow) - the option is there to provide an alternative to the 256k in case of a supply shortage of 256k DRAMs.

Because the LM9831 does not use any EDO or Fast Page Mode features, it can work with either EDO or Fast Page Mode DRAM. The LM9831 should work with most 50-60ns 256k x 16 or 1Mx16 DRAM. Examples:


Samsung: KM416C1000C/C-L-5, KM416C1200C/C-L-5, KM416C1004C/C-L-5, KM416C1204C/C-L-5 (5V)

KM416V1000C/C-L-5, KM416V1200C/C-L-5, KM416V1004C/C-L-5, KM416V1204C/C-L-5 (3V)

Alliance: AS4C1M16E5-50 (5V), AS4LC1M16E5-50 (3V)

Micron: MT4LC1M16E5DJ-5, MT4LC1M16E5TG-5 (3V)

There are 2 scan modes: 8 bit and 16 bit. The 8 bit mode is used for normal scanning to application software to generate 8 bit gray or 24 bit color images. The 16 bit mode is used for calibration.



RO: Offset Coefficient read

RS: Shading (Gain) Coefficient read

RG: Gamma Table read

WP8: 8 bit pixel write (write 2 pixels as 16 bits

every other cycle) WP16: 16 bit pixel write RP: read pixel

RF: refresh

Figure 34: DRAM Timing per Pixel

The ADC always converts at 1/8 of the MCLK frequency ($f_{ADC} = f_{MCLK}/8$). The datarate to the DRAM is the ADC rate divided by the HDPI divider setting ($f_{DRAM} = f_{ADC}/HDPI_DIVIDER$. The offset correction data and the gain correction coefficient data are provided at the DRAM datarate.

The DRAM timing is shown in Figure 34. All the read and write operations shown in Figure 34 must be done for every pixel written to DRAM. That limits the pixel datarate to the DRAM to 1/875ns = 1.14MHz. The following equation must be adhered to in order to limit the DRAM datarate to 1MHz or slower:

(MCLK div)(HDPI divider)(Int Time Adj) >= 6

Int Time Adj refers to the value in register 19, and will be discussed in a later section. If register 19 = 0, then the value of Int Time Adj = 1 (for the purpose of this equation).




Figure 35: Memory Map of External DRAM

5.5 PAPER SENSE and MISC I/O

These 8 pins are used for home and paper sensing, LED displays, user start buttons, etc.

Two pins are dedicated inputs: PAPER SENSE 1 and PAPER SENSE 2. The other six pins, MISC I/O 1-6, can be configured as inputs or outputs.

The state of each pin, True or False (1 or 0), is reflected in the Status Register.

These are the configurable aspects of these I/O pins:

- Input or Output function. If this bit is set to a 0, the pin is configured as an input. If this bit is set to a 1 the pin is configured as an output.
- The polarity of the input. If this bit is set to a 1 (Active High), a
 high level on that input pin will produce a True reading (1) in the
 Status Register. If this bit is set to a 0 (Active Low), a low level
 on that input pin will produce a True reading (1) in the Status
 Register.
- Level or Edge Sensitive. If this bit is set to 0 (Level Sensitive), the Status Register will reflect the current state at that sensor input pin. If this bit is set to 1 (Edge Sensitive), the Status Register for that input will be True (1) if there were any False to True transitions at that sensor input pin since the last time the Status Register was read. Reading the status register clears the state of all the edge sensitive inputs to False (0).
- PAPER SENSE 1 can be programmed to stop the scan (by clearing the Scanning bit) when its state (as reflected in the Status Register) changes from False to True. This is useful in flatbeds to prevent the motor from trying to step past the limits of travel of the system. In sheetfed systems, PAPER SENSE 1 can be used to detect whether or not the user has inserted a document to be scanned.
- PAPER SENSE 2 can be programmed to stop the scan (by clearing the Scanning bit) and set its bit in the Status Register to True a programmable number of lines after its input pin changes state from False to True. In sheetfed scanners this is useful if the PAPER SENSE is located before the scanner array, where the sensor will change states before all of the paper has been scanned. For flatbed scanners this sensor can be used to detect the home position.
- If they are configured as outputs, the MISC I/O 1-6 pins can have their outputs set to +5V or 0V by writing a 1 or a 0 to the appropriate bit.

The default state of the MISC I/O pins is described in detail in the Register Listing section. The Misc I/O pins revert to their default states on power-on, after entering USB Suspend, or when the RESET pin is pulsed high. A soft reset (register 07) does not reset the MISC I/O pins. The default states of the MISC I/O pins are:

- MISC I/O 1: Input, edge sensitive, high-to-low transition sets bit 2 of register 2.
- MISC I/O 2: Input, edge sensitive, high-to-low transition sets bit 3 of register 2.
- MISC I/O 3: Input, edge sensitive, high-to-low transition sets bit 4 of register 2.
- MISC I/O 4: Output, voltage on MISC I/O 4 pin = V_D .
- MISC I/O 5: Output, voltage on MISC I/O 5 pin = V_D .
- MISC I/O 6: Output, voltage on MISC I/O 6 pin = 0V.

5.5.1 Adding Function Buttons

Many scanners today feature multiple buttons to select scan, copy, fax, email, etc. functions. The LM9831's MISC I/O pins can be used for these functions. To free up MISC I/O inputs for other functions, or if more than 6 buttons are required, you can multiplex the buttons together. Figure 36 shows how 7 buttons can be

multiplexed into only 3 MISC I/O lines. Figure 37 shows how to decode the data in register 2 to determine which button was pressed. This multiplexing technique can easily be scaled to allow for more or less buttons with the minimum number of MISC I/O lines.




Figure 36: Remote Wakeup With Up To 7 Switches

Switch	MISC I/O 1	MISC I/O 3		
Α	0	0	0	
В	0	0	1	
С	0	1	0	
D	1	0	0	
E	0	1	1	
F	1	0	1	
G	1	1	0	

Figure 37: Truth Table for Remote Wakeup With Up To 7 Switches

5.6 The Brains

This is the master control section that keeps track of the position of the CCD pixel going through the analog front end, the color of that line of CCDs (for single output CCD illumination control), the stepper motor, and all other system coordination.

6.0 Communicating with the LM9831

Everything on the LM9831 (configuration settings, image data, coefficient data, and gamma tables) is accessed through the Configuration Register. Configuration Register I/O is done through two steps. The first step is to write the address (0 through 7F) of the configuration register to be read from or written to. The second access is the data operation (a read or a write) for that address. The address only needs to be written once. After an address is written, any number of reads and/or writes may be made to that address.

Registers 0, 1, and 2 are read-only registers. Writing to these addresses may affect various counters inside the LM9831 and should therefore be avoided. Bits 4 of register 3 is also read only, however it is OK to write to register 3. All of the remaining configuration registers can be read from and written to using this protocol.

6.1 The DataPort: Reading and Writing to Gamma, Offset, and Gain Memory

Because the gamma table and the shading and offset correction blocks of RAM are very large, the LM9831 uses an indexed

method of reading and writing them, called the DataPort. Four addresses in the Configuration Register are used to implement this feature, as shown in Figure 38.

Configuration Register Address	Name	Bits
	DataPort	
3	Target/	b3- b0
	Color	
	DataPort	
4	Address	b13 - b8
	(MSB)	
	DataPort	
5	Address	b7 - b0
	(LSB)	
6	DataPort	b7 - b0

Figure 38: DataPort

The DataPort allows the user to select a memory block (gamma, gain coefficient, or offset coefficient) and color (red, green, or blue) to be read from or written to, by writing to Configuration Register Address 3.

The starting address of that block (usually 0) is written into the DataPort Address register (at Configuration Register Addresses 4 and 5). Bit D6 of register 4 should also be set to a 0 or a 1 to indicate whether the DataPort will be read from (D6 = 1) or written to (D6 = 0) in subsequent operations. This is required so the LM9831 can prefetch the data for faster access. The DataPort Address is automatically incremented after every word (2 bytes) of Offset, Shading, or Gamma data is read/written.

Once the memory block, color, and starting address are written, a series of reads or writes to the DataPort will read from or write to the selected memory block at maximum speed.

Registers 4 and 5 should always be written to after Register 3 has been changed.

Reading and writing the DataPort should only be done when the LM9831 is not scanning (Register 07 = 0).

6.1.1 DataPort Type and Color

These 3 bits determine which memory block (gamma, gain, or offset coefficients, Figure 39) and which color of that memory block (red, green, or blue, Figure 40) is to be read from or written to.

7	6	5	4	3	2	1	0	Туре
•	-	-	-	•	•	0	0	Offset
-	-	-	-	-	-	0	1	Gain
-	-	-	-	-	-	1	0	Gamma
-	-	-			-	1	1	Undefined

Figure 39: DataPort Target Pointer

7	6	5	4	3	2	1	0	Color
-	-	-	-	0	0	-	-	Red
-	-	-	-	0	1	-	-	Green
-	-	-	-	1	0	-	-	Blue
-	-		-	1	1	-	-	Undefined

Figure 40: DataPort Color Pointer

6.1.2 DataPort Address

This 14 bit register (at Configuration Register addresses 4 and 5) determines what the starting address is for the read/write operation. This address is automatically incremented after every 2 byte word read/write operation to the actual DataPort. For the gamma table the range is 0 to 4093. For the Gain and Offset Coefficients this range is 0 (corresponding the first valid pixel as programmed in the Valid Pixels Start register) to 16383 (the maximum number of image pixels). If reads or writes continue past 4093 or 16383, the DataPort address counter wraps back around to 0 and continues counting.

6.1.3 DataPort

The DataPort is the 8 bit register (Configuration Register address 06) where the data is sequentially read from or written to. The formats for Offset, Gain, and Gamma data are shown in Figures 41, 42, and 43.

7	6	5	4	3	2	1	0	Туре
b13	b12	b11	b10	b9	b8	b7	b6	First Byte
b5	b4	b3	b2	b1	b0	0	0	Second Byte

Figure 41: DataPort Offset Format

7	6	5	4	3	2	1	0	Туре
b15	b14	b13	b12	b11	b10	b9	b8	First Byte
b7	b6	b5	b4	b3	b2	b1	b0	Second Byte

Figure 42: DataPort Gain Format

	7	6	5	4	3	2	1	0	Туре
f	0	0	0	0	b11	b10	b9	b8	First Byte
ſ	b7	b6	b5	b4	b3	b2	b1	b0	Second Byte

Figure 43: DataPort Gamma Format

7.0 The USB Interface

The LM9831 uses the USB (Universal Serial Bus) interface. Refer to the LM9831 software package for details on USB communication.

7.1 The USB Pins

Data is received and transmitted through the D+ and D- pins. These are 3V differential signals. Figure 44 shows the recommended circuitry between the LM9831's D+ and D- pins and the scanner's USB connector.




Figure 44: Recommended USB Component Values

8.0 Scanning

8.1 Start Scanning - Initiating an Image Scan

An image scan is initiated by writing a Scan command to Register 07. The LM9831 will move the sensor forward the number of full-steps specified in registers 4A/4B and begin scanning. Scanning ends when the host writes a new command to the command register (Idle, Paper Feed to Start or Paper Feed to End) or when PAPER SENSE 1 or PAPER SENSE 2 changes state (if programmed to do so).

The line buffer is reset when the Scanning bit is SET, not when it is cleared. The host can continue to read stored data out of the line buffer after a scan has stopped.

Pixel data is read from configuration register address 00. Registers at other addresses can be read during a scan (to read the LM9831's status registers, abort the scan, etc.).

If for some reason you want to pause the scan for some length of time and resume later, do NOT stop the scan (return to Idle). Simply stop reading pixel data. When the buffer fills up, the LM9831 will automatically stop scanning and turn off power to the stepper motor (when the delay goes beyond the time specified in the Hold Current Timeout register).

The last 2 bytes of every line is a status word indicating how much data is in the image buffer at the time the status word was written. This information is in the 8 LSBs of the status word, and has the same format as Register 01.

8.2 Reconstructing 8 bit Image Data Received By the PC

When reconstructing an image from the stream of data received from the LM9831, it is useful to know the format of the data. The LM9831 does not perform deinterleaving on the pixel data, it comes out exactly as the sensor sends it. Deinterleaving must be performed on the host PC.

For a single output CCD/CIS that outputs one line of data with colors alternating at the line rate, the output format is:

$$\begin{split} &R_1,\,R_2,\,R_3,\,R_4,...,\,R_{n\text{--}2},\,R_{n\text{--}1},\,R_n \text{ (line m)} \\ &G_1,\,G_2,\,G_3,\,G_4,...,\,G_{n\text{--}2},\,G_{n\text{--}1},\,G_n \text{ (line m + 1)} \end{split}$$

 $B_1, B_2, B_3, B_4, ..., B_{n-2}, B_{n-1}, B_n$ (line m + 2)

For a triple output CCD/CIS that outputs 3 lines of data (each x pixels apart in the vertical direction) with colors alternating at the pixel rate, the output would be:

$$\mathsf{R}_1,\,\mathsf{G}_1,\,\mathsf{B}_1,\,\mathsf{R}_2,\,\mathsf{G}_2,\,\mathsf{B}_2,\!...,\,\mathsf{R}_{n\text{-}1},\,\mathsf{G}_{n\text{-}1},\,\mathsf{B}_{n\text{-}1},\,\mathsf{R}_n,\,\mathsf{G}_n,\,\mathsf{B}_n$$

with the Red data representing line m+x, the Green data representing line m, and the Blue data representing line m-x. "x" is the separation between lines, which depends on the physical distance between the R, G, and B sensors and the rate at which the sensor is moving over the image.

The length of a line of image data sent to the PC depends on several factors:

- The range of pixels to be scanned (Data Pixels): Data Pixels = (Data Pixels End - Data Pixels Start),
- The horizontal resolution set in the configuration register (HDPI_Divider)
- The number of bits per pixel (1, 2, 4, or 8, called B), and
- The color mode: pixel rate (C=3) or line rate (C=1).

Bytes/Line =
$$2 \cdot INT \left(\frac{Data \ Pixels}{HDPI_Divider} \right) \cdot C \cdot B \right)$$

The scanner software on the host must strip the 2 byte status word from the end of each line before reconstructing the image.

8.2.1 Reconstructing 14 bit Image Data Received By the PC

In the 14 bit Data Mode the Gamma Correction and Pixel Packing stages are bypassed. Each pixel comes out as 2 bytes instead of 1, doubling the amount of memory needed to store one line. The data format is shown in Figure 45. This mode is otherwise identical to the 8 bit mode. The number of bytes per line in 14 bit mode is given in this equation:

Bytes/Line =
$$2 \cdot INT(\frac{Data\ Pixels}{HDPI_Divider}) \cdot C$$

The 14 bit mode is used to acquire 14 bit data for accurate gain and offset calibration.

7	6	5	4	3	2	1	0	Туре
b13	b12	b11	b10	b9	b8	b7	b6	First Byte
b5	b4	b3	b2	b1	b0	0	0	Second Byte

Figure 45: 14 bit Data Format

8.3 High Speed Forward

When register 07 is set to a 1, the LM9831 moves the motor forward at maximum speed (determined by the fast feed stepsize, registers 48 and 49) until a 0 is written to register 07 or either one of the PAPER SENSE inputs becomes True (if that sensor has been properly programmed to interrupt scanner movement). PAPER SENSE 2 can be used to cause a delayed stop. If the FullSteps to Scan after PAPER SENSE 2 trips register is greater than 0, motor movement will continue for the programmed number of full steps. This can be used to eject paper in sheetfed scanners.

The LM9831 also features a Programmed High Speed Forward command. This is identical to the High Speed Forward function, except that it will automatically stop moving once the motor has moved the number of lines specified in registers 4A and 4B.

8.4 High Speed Reverse

When register 07 is set to a 2, the LM9831 moves the motor backwards at maximum speed (determined by the fast feed stepsize, registers 48 and 49) until a 0 is written to register 07 or

either one of the PAPER SENSE inputs becomes True (if that sensor has been properly programmed to interrupt scanner movement). The **FullSteps to Scan after PAPER SENSE 2 trips** register is not used in the High Speed Reverse mode. This function is generally used to home the sensor in flatbed scanning applications.

The LM9831 also features a Programmed High Speed Reverse command. This is identical to the High Speed Reverse function, except that it will automatically stop moving once the motor has moved the number of lines specified in registers 4A and 4B.

8.5 Short Example of a Scan

- PC configures the LM9831 by writing to the configuration registers
- PC has the LM9831 scan a calibration image, then calculates the calibration coefficients for the scanner.
- PC transmits the calibration information to the LM9831.
- If a sheetfed, the PC now polls the LM9831 status registers to see if there is any paper inserted. If a flatbed, it moves the scan head to the home position.
- · PC sets the Scanning bit in the Configuration Register.
- PC calculates the size of the image to be scanned in bytes, then reads bulk data from register 00 of the LM9831 until it has read the entire image. If for some reason the scan needs to be aborted, the PC writes a 0 to register 07.
- After all image data is read, PC writes a 0 to register 07 to stop scan.
- If this is a flatbed scanner, the PC should now send a High Speed Reverse command to send the sensor back to the home position. For a sheetfeeder, it can send a High Speed Forward command to eject the remainder of the image.
- · The scanner is now in the idle state.

9.0 Master Clock Source

The timing for the entire chip comes from the CRYSTAL OUT pin. Typically this pin is used (with the CRYSTAL IN pin) as a crystal oscillator. The clock frequency should be 48MHz. This 48MHz clock is divided by the MCLK divider (register 08), and the divided output is MCLK (Master CLock). The MCLK divider range is from 1.0 to 32.5 in steps of 0.5. A configuration register code of 0 divides the clock by 1.0, while a code of 63 divides the clock by 32.5. AT 48MHz, this provides an MCLK range of 1.48MHz to 48MHz and a corresponding ADC conversion rate of 184kHz to 6.00MHz. This divider can be used to closely match the output data rate to the PC's input data rate, minimizing scan time.




Figure 46: 48 MHz Crystal Oscillator Circuit

MCLK is used to clock the vast majority of the LM9831's circuits. CRYSTAL OUT is directly used in the USB I/O section, DRAM timing, and a few subsections where the highest possible clock speed is required (such as the PWM pulse generator for the light source and the stepper motors).

To use the LM9831's crystal oscillator feature, tie the CRYSTAL/EXT CLK pin to DGND. Figure 46 shows the recommended loading circuit and values for a 48MHz oscillator. These component values assume 10pF of stray capacitance between CRYSTAL IN and ground, and 10pF between CRYSTAL OUT and ground, for a total CRYSTAL IN and CRYSTAL OUT loading of 15pF and 25pF.

When laying out the crystal oscillator components, always keep the traces as short as possible, to minimize stray capacitance and inductive noise coupling, particularly on the CRYSTAL IN pin.

Operation at 24MHz $(24/\overline{48} = V_D)$ is not reliable and should not be used.

To drive the LM9831 with an external 48MHz clock, tie $\overline{\text{CRYS-TAL}}/\text{EXT}$ CLK (pin 54) to V_D, tie CRYSTAL_IN to DGND, and drive the TTL or CMOS-level clock signal into CRYSTAL_OUT (pin 52).

10.0 INITIALIZATION

10.1 Power On Reset (POR)

POR is generated by the ramp of the $\rm V_A$ supply pins from 0V to +5V. A low to high to low signal on the external RESET pin will also generate a POR. A POR event:

- Resets the USB transceiver. All enumeration and configuration data will be reset to its default setting.
- · The oscillator will start (or continue) oscillating.
- Forces all configuration registers that have defaults (shown as black boxes in the configuration register tables) to their default settings (including the Reset and Standby bits). See the Reset and Standby mode descriptions for more information.
- MISC I/O 1-3 will be configured as inputs and could generate remote wakeup signals (after the device is initialized).
- MISC I/O 4-6 are configured as outputs.

10.2 Soft Reset

A Soft Reset is generated by setting bit 5 of register 07. A Soft Reset:

- Stops most of the internal clocks inside the system to save power.
- Does NOT stop 48MHz oscillator.
- Resets internal state machines for correct operation after register changes.
- Stops DRAM refresh. This will corrupt all the gamma, offset, gain values, as well as any image data, stored in the external DRAM.
- Does NOT prevent configuration register read/writes.

10.3 Standby

The LM9831 enters the Standby mode by setting bit 4 of register 07. Standby Mode:

- Powers down the analog section to conserve power.
- Tristates the stepper motor outputs (regardless of the state of register 45, bit4).
- · Does NOT prevent configuration register read/writes.

10.4 Suspend Mode: Entering

Suspend Mode is entered when the USB bus has had no activity for 3ms. The Suspend state forces the LM9831 into a low current idle state. Suspend Mode:

- · Stops the oscillator.
- Forces all black-box highlighted configuration registers to their default settings (including the Reset and Standby bits). See the Reset and Standby mode descriptions for more information.
- MISC I/O 1-3 will be configured as inputs and can be used as remote wakeup signals.

10.5 Suspend Mode: Exiting

When the LM9831 exits Suspend Mode:

- · The oscillator is restarted.
- The Reset and Standby bits are still set. The driver software is responsible for clearing them and setting the configuration registers again to resume operation. All configuration registers and DRAM data should be re-written after a Suspend sequence.

11.0 USEFUL EQUATIONS

The integration time (t_{INT}) for 1 line is always:

$$t_{INT} = pixel_period \cdot line_length$$

where pixel_period is the time it takes to clock one pixel out of the sensor (C=3 for Pixel Rate Color, and 1 for all other modes):

$$pixel_period = \frac{mclk_div \cdot C \cdot 8}{48MHz}$$

and line_length is the length of an entire line, measured in units of pixels. Note that this includes the transfer portion of the line:

These equations apply for any ITA (Integration Time Adjust, Register 19) setting.

To maximize scanner throughput, it is desirable to generate data at the same rate as the digital I/O to the host PC. Under some conditions (slow digital I/O, or very high resolution scans), the time to generate one line may be greater than the maximum integration time. In this case, the integration time may be set to an acceptable value using the previous equations, and the time to process a line extended using Register 19 (the ITA function).

Using the ITA function, the time to process 1 line can be extended to match the digital I/O rate required:

$$t_{LINE} = (1 + ITA)t_{INT}$$

The maximum DRAM write pixel rate allowed is 1MHz. If you configure the LM9831 to generate data any faster then 1Mpixel/s, the LM9831 will not function correctly. To ensure that the LM9831 is programmed to a legal datarate, ensure that this constraint is met:

$$mclk_divider \cdot HDPl_divider \geq 6$$

When using the ITA function (ITA > 0), use this version of the equation:

Use this equation to calculate the stepsize for a scan:

$$scan_stepsize = \frac{line_length \cdot vertical_resolution}{FSPI \cdot 4}$$

where vertical_resolution = the desired vertical resolution of the scan, and FSPI = the number of full steps required to move the sensor one inch

When using the ITA function (ITA > 0), use this version of the equation to compensate for the ITA function:

$$scan_stepsize = \frac{line_length \cdot vert_res}{FSPI \cdot 4} \cdot \frac{(ITA + 1)}{ITA}$$

12.0 QUESTIONS AND ANSWERS

- Q Where is calibration done?
- A Calibration is done on the host computer.
- Q Does the LM9831 support 800dpi sensors? 400dpi? XXXdpi?
- A Yes. The LM9831 will support any sensor up to a maximum of 16383 pixels x 3 colors. Available horizontal resolutions are calculated by the optical resolution of the scanner divided by the HDPI_divider.

13.0 GENERAL NOTES AND TROUBLESHOOTING TIPS

(mclk_divider)(HDPl_divider)(ITA) must be greater than or equal to 6. If this condition is not met, the LM9831 will not work.

Make sure the gamma tables are programmed with a valid gamma curve.

Make sure the multiplier gain coefficients are loaded and correct. (Remember, a gain coefficient of 0 means a GAIN of x0, not x1. If the gain coefficient = 0 the output code will always be 0.)

Remember that when the LM9831 is reset (reg08 = 0x20) or in suspend for longer than a few milliseconds (consult your DRAM datasheet), DRAM refresh will stop and the Gamma and Coefficient data may be corrupted.

Some of the CCD signals (RS, CP1, and CP2) can have a small pulse when line_end occurs. Line_end resets these signals and depending on how they are programmed to go on and off, line_end can chop off the signal before its programmed off time. This is not a problem because the truncation occurs at the end of every line, after all the image data for that line has been digitized.

Registers 4 and 5 only autowrap to 0 from their highest possible legal address. If an address higher than the highest legal address is written, it will continue to increment from the illegal address, not wrap to 0, and unknown operation may occur. This can not happen unless the host writes an illegal address to the dataport.

The absolute distance between reference sample and signal sample must be 2 MCLKs or greater, whether CDS is on or off.

The range of values for the Optical Black (registers 0F and 10), Reset Pulse (11 and 12), CP1 pulse (13 and 14), CP2 pulse (15 and 16), Reference Sample (17), and Signal Sample (18) settings depend on the rate of the pixel data coming from the sensor.

Mode	Pixel Rate	Registers 0F to 18 Range
Pixel Rate Modes	MCLK/24	0 - 23
Line Rate Modes	MCLK/8	0 - 7

Always make sure line length (data pixels end - data pixels start) is >= the horizontal divider. For example, if you are dividing by 12, the line length must be >=12.

The Line End (registers 20 and 21) setting must be programmed as follows relative to the Data Pixels End (registers 24 and 25) setting:

Line End must be >= Data Pixels End + 20

The Data Pixels Start (registers 22 and 23) setting must be >=the Active Pixels Start (registers 1E and 1F) setting.

The correct Default Phase Difference (registers 52 and 53) must be set for a scan to restart properly following a pause in the scanning. See the LM9831 software for information on setting the DPD register.

The number of fullsteps skipped at the start of a scan may be one less than the Fullsteps to Skip at Start of Scan (registers 4A and 4B) setting.

The Scanning Step Size (registers 46 and 47) and Fast Feed Step Size (registers 48 and 49) settings must be > 2.

When reverse is enabled, the LM9831 always stops on Red (line rate color). When reverse is disabled, it will stop on any color.

The contents of register 01 is not reset by the start of a new scan, but it is updated to the correct value after the first line has been scanned. To reset this counter prior to starting a scan, the chip can be briefly reset (register 7 = 0x20). Since resetting the chip may have undesired consequences (turning the lamp off briefly, interrupting DRAM refresh), it is also acceptable to simply wait until register 01 starts incrementing. At that point the register 01 data will be correct.

Gamma and gain/offset coefficient data should be written with reg07=0 (idle). Do not attempt to write gamma or gain/offset coefficient data when scanning (reg07=03).

14.0 PORTING SOFTWARE FOR LM9830 TO LM9831

The LM9831 is similar in architecture to the LM9830. Porting a TWAIN driver from the LM9830 to the LM9831 is relatively straightforward if consideration is given to the following issues. The LM9831 includes almost all the features of the LM9830, plus several new ones. The first step is to change the LM9830 Twain driver so that it works with the LM9831. The second step is to take advantage of the new features of the LM9831 that will allow you to obtain even better, faster scans than you obtained with the LM9830.

14.1 Porting Step 1

14.1.1 Adjust for Register Changes

While more than 50% of the registers in the LM9831 are in the

same location and perform the same function as they did in the LM9830, many other registers have changed. Sometimes the address of a register changed, sometimes the location of the bits inside a register were moved, some register settings were combined or deleted, and the size of some registers was changed. Please compare the register listings for the LM9830 and LM9831 carefully. This is a list of registers that have changed:

Registers 1, 2, 3, 4, 7, 9, B, 19, 1A, 1B, 3E-41, 42, 43-44, 4E-4F, 51-53, 54, 5A, 5B, 5E.

14.1.2 Choosing the MCLK Divider (Register 0x08)

The datarate coming out of the Horizontal DPI Divider must be 1.1MHz or less. If it is faster than this, the LM9831 will not operate correctly. Since the maximum USB datarate is about 1MHz, this does not impact the performance of the scanner in any way.

This is the Clock Divider Rule:

 $(MCLK_divider)(HDPI_divider)(ITA) >= 6.$

The ITA (Integration Time Adjust) refers to register 19, and will be discussed in a later section. If register 19 = 0, then the value of ITA = 1 for the purposes of this formula.

If register 19 = 0, this formula means that if the HDPl_divider = 1, the MCLK_divider must be set to divide-by-6 (reg 08 = 10 [decimal]) or higher. If the HDPl_divider = 4, the MCLK_divider must be set to divide-by-2 (reg 08 = 2) or higher. If the HDPl_divider is 6 or larger, then the MCLK_divider can be set to divide-by-1 (reg08 = 0).

See 14.2.2 Integration Time Adjustment Function for additional information.

14.1.3 Calibration

In the LM9830, calibration was always performed at the optical resolution of the scanner. For example, if the optical resolution of the scanner was 600dpi, then calibration was performed at 600dpi even if the scan was going to be at 300dpi or 150dpi.

To keep the speed of the LM9831 high while using slower DRAM (instead of SRAM), the architecture of the LM9831 was changed so that the Horizontal DPI adjust function is performed *before* the pixel rate offset and shading correction, instead of after (as in the LM9830).

This means that the calibration routine needs to be changed so that register 9 is set to the desired scan resolution before calibration

14.1.4 Pixel Rate Offset Correction

The LM9831 now uses 14 bits for the offset correction of each pixel. The offset correction data is shifted up to fit into the 16 bit DRAM. For example, offset correction codes of 3, 31 and 4096 would be transmitted to the dataport as:

0003: 0000 0000 0000 1100 0031: 0000 0000 0111 1100 4096: 0100 0000 0000 0000

14.1.5 Pixel Rate Shading Multiplier

The shading multiplier uses all 16 bits of data.

There is an important difference between the pixel rate shading multiplier of the LM9830 and the LM9831. In the LM9830, if the value for the shading multiplier was 0, the gain through the multiplier was 1V/V. The LM9830 also had 3 multiplier gain ranges: 1 to 1.5, 1 to 2.0, and 1 to 3.0 V/V.

The LM9831 has a simpler multiplier with only one gain range: 0 to 4 V/V. The gain of the multiplier is

Gain = (gain code)/16384 V/V

Note that if the gain code = 0, then the pixel is multiplied by 0! In other words, if the gain coefficient is set to 0, the output of the multiplier will be all 0s. A gain code of 0 was not unusual for the LM9830, but will not work with the LM9831. To maintain a minimum gain of 1 V/V, make sure the gain code is 16384 or higher.

If desired, gains between 0 and 1 V/V can be used, but they will usually result in less dynamic range and noisier images.

14.1.6 The Gamma Table

The LM9831's 3 gamma tables are 12 bits wide, instead of 10 bits (LM9830). This means each gamma curve has 4 times the number of datapoints and you can now get 4 times the accuracy available with the LM9830.

Since most consumer CCDs have a true SNR of less than 12 bits, the LM9831 does not support a 14 bit gamma table, freeing up an additional 36kwords of DRAM memory.

14.1.7 General DataPort Information

There have been several important changes to the dataport.

The read-only Pause bit is now in register 3. You can write this bit in order to write to the other bits in the register, but anything you write to the Pause bit will be ignored.

There are now 2 bits to select between Offset Coefficients, Gain Coefficients, and Gamma data.

In the LM9830, Offset and Gain coefficients were combined to make one 16 bit word, written to register 6 as 2 bytes.

In the LM9831, Offset is a 16 bit word, and Gain is a 16 bit word. Offset and Gain data each have a separate dataport address. Register 5 will auto increment after 2 bytes are written to register 6 in Offset mode or Gain mode (reg03b1 = 0).

Gamma data is 8 bits wide, as in the LM9830. Register 5 will auto increment after 1 gamma byte is written to register 6 in Gamma mode (reg03b1 = 1).

The bit locations for selecting color (R, G, or B), have been shifted left by 1 bit.

The DataPort address width is now 14 bits wide. This caused the R/W bit to be shifted left by 1 bit.

When using 1 Channel Grayscale, the LM9830 ignored the color

bits in register 3. This has been fixed in the LM9831. Register 3 controls the gamma table color.

Make sure your software takes all of these changes into account.

14.2 Porting Step 2

Once your TWAIN driver is operating with the LM9831, you can start taking advantage of the LM9831's additional features.

14.2.1 1200 DPI

The LM9831 can support line widths up to 16384 pixels x 3 colors. This allows 1200dpi scanners with a maximum width of 13.6" (B-size).

14.2.2 Integration Time Adjustment Function

Due to DRAM speed limitations, the maximum speed at which the LM9831 can store pixels is 1MHz. The ADC can run at speeds up to 6MHz, but only when the HDPI divider is set to divide-by-6 or greater, which results in a pixel rate of 1MHz or less.

This can be a challenge when scanning at high resolutions. For example, a 600dpi 8.5" wide color CCD scanner digitizes 15,300 pixels/line. At a 1MHz rate, the resulting integration time is15.3ms. Integration times above 10ms may be problematic in some designs.

To allow shorter integration times without violating the 1MHz max pixel rate, the LM9831 has an Integration Time Adjust (ITA) function (Figure 47). ITA generates 2 alternating timebases for the CCD timing, a high frequency timebase, and a lower frequency timebase. During the high frequency timebase, the integration time (t_{INT1}) is short, as short as the total number of pixels in a line divided by 6MHz. (Using the previous example, that would be 2.5ms). During t_{INT1}, data is clocked out of the CCD but it is not digitized by the AFE. The CCD output signal (representing line "n-1") is discarded.

After the short integration time, the clock is slowed for the next integration time $(t_{\rm INT2})$. Integration for line "n+1" is done during this period. Since $t_{\rm INT2}$ is longer, there is more time to read out pixel data for line "n". As long as $t_{\rm INT2}$ corresponds to a pixel rate of 1MHz or slower, the line can be digitized and written to the DRAM.




Figure 47: Integration Time Adjust Function

 $t_{|NT~1}$ is determined by the traditional calculations, primarily the MCLK divider and line end settings. $t_{|NT2}$ = ITA * $t_{|NT1}$.

There are two more considerations when using the ITA. The first is CCD image lag. Image lag is a sensor phenomenon in which a percentage of the pixel voltage from the previous line appears in the pixel voltage for the current line. In the example above, some of the signal from line n-1 will leak into line n. Since the integra-

tion time for line n-1 ($t_{\rm INT2}$) is 2 to 6 times longer than $t_{\rm INT1}$, the leakage may be as much as 2 to 6 times the sensor specified image lag. This is usually not a problem. If it is, use a sensor with a low image lag specification, or reduce the brightness of the CCFL light source.

I/O 1, MISC I/O 2, or MISC I/O 3 inputs was supposed to generate a USB Remote Wakeup. While the LM9831 passes the Chapter 9 test for Remote Wakeup, we have not been able to get this function to work with a PC that is in Suspend Mode. At the time of release we are still trying to verify functionality of this feature.

The second consideration is the stepsize calculation. Using the ITA's dual timebases affects the stepsize required to produce an image with the correct vertical resolution. The solution is to calculate the stepsize using the traditional formula, then multiply it by the factor (ITA+1)/ITA:

stepsize_ITA = stepsize
$$\cdot \frac{ITA+1}{ITA}$$

15.0 KNOWN ISSUES AND SOLUTIONS

15.1 14-Bit Data Mode

The 14 Bit Data Mode (register 09, bit 5) has two uses. The first is for calibration, where very accurate pixel data must be acquired to allow calculation of the offset and shading coefficients. The second is for scanning images where the pixel data transmitted to the PC is greater than 8 bits/channel.

The current silicon has two problems in 14 bit mode:

1) When attempting to read more image data than the DRAM buffer has available (underflowing the DRAM), the LM9831 may insert an extra, random byte of data. This is not predictable or detectable. The fix is simple: poll register 01 before reading register 00, and only read the amount of data register 01 says is available.

For 1M x 16 DRAMs, read (<reg 01> - 1) * 8kbytes of data. For 256k x 16 DRAMs, read (<reg 01> - 1) * 2kbytes of data.

Note: The information in register 01 (number of bytes of image data in DRAM buffer) is not valid until the first line of image data has been digitized. The solution is to poll register 01 until it starts incrementing. When register 01 has incremented, the data it contains is valid.


2) When the DRAM buffer's address counter "wraps around", it may or may not insert 2 extra bytes of bad data. There is no way to predict when or if this will happen. This limits the size of a continuous scan to the size of the DRAM line buffer (148k pixels or 916k pixels). This means that it is impossible to scan large images with more than 8 bits/channel being transmitted to the PC. Calibration can be done at 14 bits (since calibration is only a few lines of data), but you can not reliably transmit 10, 12, or 14 bit images to the PC.


15.2 USB Interrupts


When configured to do so, changes on the Paper Sense and MISC I/O pins were supposed to generate USB Interrupts. This functionality is not working at the time of this datasheet's publication. The solution (as demonstrated in our Twain Driver software) is to poll register 02 every 200 to 500ms. This uses very little additional bandwidth compared to the USB interrupt solution.

15.3 USB Remote Wakeup


When configured to do so, a high-to-low transition on the MISC











LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, 2. A critical component is any component of a life support device (a) are intended for surgical implant into the body, or (b) support or system whose failure to perform can be reasonably expected or sustain life, and whose failure to perform when properly used to cause the failure of the life support device or system, or to in accordance with instructions for use provided in the labeling, affect its safety or effectiveness. can be reasonably expected to result in a significant injury to the user.



National Semiconductor Corporation

Americas Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support @ nsc.com

http://www.national.com

National Semiconductor Europe

Fax: +49 (0) 1 80-530 85 86 Email: europe.support @ nsc.com Deutsch Tel: + 49 (0) 1 80-530 85 85 English Tel: + 49 (0) 1 80-532 78 32 Français Tel: + 49 (0) 1 80-532 93 58

Italiano Tel: + 49 (0) 1 80-534 16 80

National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466

Fax: 65-2504466 Email: sea.support @ nsc.com National Semiconductor Ltd. Japan Ltd.

Tel: 81-3-5639-7560 Fax: 81-3-5639-7507

nal does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

SUNSTAR商斯达实业集团是集研发、生产、工程、销售、代理经销 、技术咨询、信息服务等为一体的高 科技企业,是专业高科技电子产品生产厂家,是具有10多年历史的专业电子元器件供应商,是中国最早和 最大的仓储式连锁规模经营大型综合电子零部件代理分销商之一,是一家专业代理和分銷世界各大品牌IC 芯片和電子元器件的连锁经营綜合性国际公司。在香港、北京、深圳、上海、西安、成都等全国主要电子 市场设有直属分公司和产品展示展销窗口门市部专卖店及代理分销商,已在全国范围内建成强大统一的供 货和代理分销网络。 我们专业代理经销、开发生产电子元器件、集成电路、传感器、微波光电元器件、工 控机/DOC/DOM电子盘、专用电路、单片机开发、MCU/DSP/ARM/FPGA软件硬件、二极管、三极管、模 块等,是您可靠的一站式现货配套供应商、方案提供商、部件功能模块开发配套商。专业以现代信息产业 (计算机、通讯及传感器)三大支柱之一的传感器为主营业务,专业经营各类传感器的代理、销售生产、 网络信息、科技图书资料及配套产品设计、工程开发。我们的专业网站——中国传感器科技信息网(全球 传感器数据库)www.SENSOR-IC.COM 服务于全球高科技生产商及贸易商,为企业科技产品开发提供技 术交流平台。欢迎各厂商互通有无、交换信息、交换链接、发布寻求代理信息。欢迎国外高科技传感器、 变送器、执行器、自动控制产品厂商介绍产品到 中国,共同开拓市场。本网站是关于各种传感器-变送器-仪器仪表及工业自动化大型专业网站,深入到工业控制、系统工程计 测计量、自动化、安防报警、消费电 子等众多领域, 把最新的传感器-变送器-仪器仪表买卖信息, 最新技术供求, 最新采购商, 行业动态, 发展方 向,最新的技术应用和市场资讯及时的传递给广大科技开发、科学研究、产品设计人员。本网站已成功为 石油、化工、电力、医药、生物、航空、航天、国防、能源、冶金、电子、工业、农业、交通、汽车、矿 山、煤炭、纺织、信息、通信、IT、安防、环保、印刷、科研、气象、仪器仪表等领域从事科学研究、产 品设计、开发、生产制造的科技人员、管理人员 、和采购人员提供满意服务。 我公司专业开发生产、代 理、经销、销售各种传感器、变送器、敏感元器件、开关、执行器、仪器仪表、自动化控制系统: 专门从 事设计、生产、销售各种传感器、变送器、各种测控仪表、热工仪表、现场控制器、计算机控制系统、数 据采集系统、各类环境监控系统、专用控制系统应用软件以及嵌入式系统开发及应用等工作。如热敏电阻、 压敏电阻、温度传感器、温度变送器、湿度传感器、 湿度变送器、气体传感器、 气体变送器、压力传感 器、 压力变送、称重传感器、物(液)位传感器、物(液)位变送器、流量传感器、 流量变送器、电流 (压) 传感器、溶氧传感器、霍尔传感器 、图像传感器、超声波传感器、位移传感器、速度传感器、加速 度传感器、扭距传感器、红外传感器、紫外传感器、 火焰传感器、激光传感器、振动传感器、轴角传感器、 光电传感器、接近传感器、干簧管传感器、继电器传感器、微型电泵、磁敏(阻)传感器 、压力开关、接 近开关、光电开关、色标传感器、光纤传感器、齿轮测速传感器、 时间继电器、计数器、计米器、温控仪、 固态继电器、调压模块、电磁铁、电压表、电流表等特殊传感器。 同时承接传感器应用电路、产品设计 和自动化工程项目。

更多产品请看本公司产品专用销售网站:

商斯达中国传感器科技信息网: http://www.sensor-ic.com/

商斯达工控安防网: http://www.pc-ps.net/

商斯达电子 元器件网: http://www.sunstare.com/

商斯达微波光电产品网:HTTP://www.rfoe.net/

商斯达消费电子产品网://www.icasic.com/

商斯达军工产品网:http://www.junpinic.com/

商斯达实业科技产品网://www.sunstars.cn/传感器销售热线:

地址:深圳市福田区福华路福庆街鸿图大厦 1602 室

电话: 0755-83607652 83376489 83376549 83370250 83370251 82500323

传真: 0755-83376182 (0) 13902971329 MSN: SUNS8888@hotmail.com

邮编: 518033 E-mail:szss20@163.com QQ: 195847376

深圳赛格展销部: 深圳华强北路赛格电子市场 2583 号 电话: 0755-83665529 25059422

技术支持: 0755-83394033 13501568376

欢迎索取免费详细资料、设计指南和光盘 ; 产品凡多,未能尽录,欢迎来电查询。

北京分公司:北京海淀区知春路 132 号中发电子大厦 3097 号

TEL: 010-81159046 82615020 13501189838 FAX: 010-62543996

上海分公司: 上海市北京东路 668 号上海賽格电子市场 D125 号

TEL: 021-28311762 56703037 13701955389 FAX: 021-56703037

西安分公司: 西安高新开发区 20 所(中国电子科技集团导航技术研究所)

西安劳动南路 88 号电子商城二楼 D23 号

TEL: 029-81022619 13072977981 FAX:029-88789382