VIDEO SUPER IMPOSER WITH AFC

■ GENERAL DESCRIPTION

The **NJM2217** has functions of character and background superimposition to video signal and consists of synchronous separation circuit, vertical synchronous reproducing circuit, video switch and AFC circuit. Built-in AFC circuit makes the **NJM2217** stable to noise and disorder of synchronous signal and takes off character disorder on Display Broun tube.

■ PACKAGE OUTLINE



NJM2217L



NJM2217M

■ FEATURES

- Operating Voltage (+4V to +6V)
- 2 video signal input terminals
- Internal synchronous separation Circuit and internal horizontal synchronous reproduce circuit. Can make trigger signal to character generator.
- Stable horizontal synchronous signal by build-in AFC circuit.
- Package Outline SDIP22, DMP24
- Bipolar Technology

■ RECOMMENDED OPERATING CONDITION

- Operating Voltage 4V to 6V

■ APPLICATION

- VCR, Video Camera, Other Video Equipment

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS (T_a=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V^+	7	V
Power Dissipation	P_D	(SDIP22) 700 (DMP24) 700	mW
Operating Temperature Range	T_{opr}	-20 to +75	°C
Storage Temperature Range	T_{stg}	-40 to +125	°C

■ ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Current	I_{CC}	No signal	-	20	26	mA
Offset Voltage of Luminance Control	V_{OS}	Ex. 10kΩ, Voltage difference between both terminals of resistor at 2.5V supply voltage 19 Pin, 17 Pin	-	-	0.1	V
Control Terminal Threshold	V_{TH}	16 Pin, 18 Pin, 20 Pin	0.4	1.4	2.0	V
Gain	G_V	10 STEP Stair wave 2.2V_{P-P} R_L=5kΩ	-1	0	+1	dB
Frequency Characteristic	G_F	DC to 5MHz 2V_{P-P} R_L=5kΩ	-1	0	+1	dB
Cross-Talk	C_T	3.58MHz 2V_{P-P} One side 75Ω terminal	-	50	-	dB
Horizontal Sync. Output High	V_{HH}	R_L=2kΩ	3.5	4.0	-	V
Horizontal Sync. Output Low	V_{HL}	R_L=2kΩ	-	0	0.1	V
Vertical Sync. Output High	V_{VH}	R_L=2kΩ	3.5	4.0	-	V
Vertical Sync. Output Low	V_{VL}	R_L=2kΩ	-	0	0.1	V
Free-Run Frequency	f_O	Pin 10=GND	14.5	-	17.0	kHz
Lock Range	f_L	(Note 1)	1.5	2.5	-	kHz
Capture Range	f_C	(Note 1)	0.6	1.3	-	kHz
AFC Output Pulse Width	P_W	Pin 8=5V Lock state	3.5	5.0	6.5	μs
AFC Output Delay	P_D	(Note 2)	-1.5	0	1.5	μs
Schmitt Trigger Threshold High	V_{TH}	Rise of Vertical Sync. Signal	1.9	2.1	2.3	V
Schmitt Trigger Threshold Low	V_{TL}	Fall of Vertical Sync.Signal	1.1	1.3	1.5	V
Differential Gain	DG	10 STEP Stair wave 2.2V_{P-P} R_L=5kΩ	-	0.5	3.0	%
Differential Phase	DP	10 STEP Stair wave 2.2V_{P-P} R_L=5kΩ	-	0.5	3.0	deg
Sync. Separation Level	V_{SEPA}	Level from Sync. top	90	120	150	mV

(Note 1) : AFC Input is composite synchronous signal.

(Note 2) : Time lag between horizontal synchronous signal with AFC and without AFC. (The timing gap at 9 pin output, in the case of 8 pin = high, and 8 pin = low.)

■ TEST CIRCUIT



■ AFC CIRCUIT CONFIGURATION & ITS FEATURE

The **NJM2217** has AFC function of horizontal synchronous signal applied to character generator. AFC circuit of the **NJM2217** is like PLL circuit and operates as band pass filter. If pulse Noise is mixed to the input horizontal synchronous signal of AFC circuit, it does not appear at AFC output when AFC circuit is on the lock condition. Because if noise appeared at output of phase comparator, low pass filter takes off it and it is not carried to VCO circuit. (Fig.1)

Fig.2 shows block diagram of AFC circuit.



Fig.1 Input and Output of AFC circuit with Mixed Noise



Fig.2 AFC Circuit Configuration

■ TEST CIRCUIT CONDITION

PARAMETER	INPUT	OUTPUT	SW1	SW2	SW3	SW4	SW5	SW6	SW7	SW8	SW9	SW10	APPENDIX
I_{CC}		J_1-J_2 Current	B	B	B	A	A	A	A	A	A	B	No Signal
V_{OS}	T.P3	T.P1	B	B						A	B	B	Voltage between T.P1 to 3 & T.P2 to 4, at DC 2.5V to T.P3 &T.P4, DC 1.5V to character 1 & 2
	T.P4	T.P2	B	B						B	A	B	
V_{TH}	T.P5 chra. 1,2	Video Out 1							↓	A	A	C	Voltage of video output 1, when video signal to video input 1, DC0→2V to T.P5, character 1,2
G_V	Video In 1	Video Out 2							B			B	Input ; $2V_{P-P}$, 10 STEP stair wave
	Video In 2											A	
G_F	Video In 1	Video Out 2										B	Input ; $2V_{P-P}$, Video sweep signal (0 to 5MHz)
	Video In 2		↓	↓								A	
C_T	Video In 1	Video Out 2	B	A								A	Input ; $2V_{P-P}$, Sine wave, 3.58MHz
	Video In 2		A	B								B	
DG	Video In 1	Video Out 2	B	B								B	Input ; $2.2V_{P-P}$, 10 STEP stair wave, Chroma 40 IRE
	Video In 2		B	B								A	
DP	Video In 1	Video Out 2	B	B					↓			B	Input ; $2.2V_{P-P}$, 10 STEP stair wave, Chroma 40 IRE
	Video In 2		B	B		↓			B			A	
V_{HH} V_{HL}	Video In 1	$\overline{H_{SYNC}}$	B	B		B		↓	A			B	Input ; standard color bar signal, $2V_{P-P}$
V_{VH} V_{VL}	Video In 1	$\overline{V_{SYNC}}$				A		B					Input ; standard color bar signal, $2V_{P-P}$
V_{SEPA}	Video In 1	$\overline{H_{SYNC}}$						A					Level form SYNC. signal top at T.P6
V_{TH}	Video In 1	$\overline{V_{SYNC}}$	↓	↓	↓	↓	↓	B	↓	↓	↓	↓	Test at T.P7 & $\overline{V_{SYNC}}$ Pin (Note 1)
f_O	Video In 1	$\overline{H_{SYNC}}$	B	B	A	A	B	A	A	A	A	B	Count of frequency at $\overline{H_{SYNC}}$ output with SW11 to Ⓑ.
f_L	Video In 1	$\overline{H_{SYNC}}$					A/B						Input ; standard color bar, $2V_{P-P}$ (Note 2)
f_C	Video In 1	$\overline{H_{SYNC}}$					A/B						Input ; standard color bar, $2V_{P-P}$ (Note 2)
P_W	Video In 1	$\overline{H_{SYNC}}$			↓		A						Input ; standard color bar, $2V_{P-P}$ (Note 3)
P_D	Video In 1	$\overline{H_{SYNC}}$	↓	↓	A/B	↓	A/B	↓	↓	↓	↓	↓	Input ; standard color bar, $2V_{P-P}$ (Note 3)

(Note 1)



(Note 3)





(Note 2) : Lock Range : At that time from lock to unlock condition by changing variable resistor value, change SW5 to Ⓑ and measure frequency at $\overline{H_{SYNC}}$ output (upper and lower limit).

Capture Range : At that time from unlock to lock condition by changing variable resistor value, change SW5 to Ⓑ and measure frequency at $\overline{H_{SYNC}}$ output (upper and lower limit).

(Note 3) : After adjusting $\overline{H_{SYNC}}$ output frequency to 15.73kHz with SW5 to Ⓑ, changing SW3 alternately with AFC and without AFC condition of $\overline{H_{SYNC}}$ and measure delay time of two signal rise and fall wave.

■ TERMINAL FUNCTION

PIN NO.	PIN NAME	FUNCTION	INSIDE EQUIVALENT CIRCUIT
1	NC	No connection	
2	NC	No connection	
3	VIDEO-IN 2	Video signal input terminal Sink chip clamp at 2.1V	
4	AFC-LPF	Connect AFC low pass filter.	
5	fFREE-CONT	Connect variable resistor and adjust free-run frequency.	

■ TERMINAL FUNCTION

PIN NO.	PIN NAME	FUNCTION	INSIDE EQUIVALENT CIRCUIT
6	VCO-OUT	Connect capacitor to decide VCO frequency.	
7	V^+	Supply voltage	
8	AFC-OUT CONT	Control Pin 9 signal.	
9	Hsync-OUT	Horizontal synchronous signal output pin. Emitter follower output.	

■ TERMINAL FUNCTION

PIN NO.	PIN NAME	FUNCTION	INSIDE EQUIVALENT CIRCUIT
10	Sync Sepa-OUT	Synchronous separation circuit output. When testing free run oscillation frequency, short to GND.	
11	Sync Sepa-IN	Synchronous separation circuit input.	
12	GND	Ground	
13	Vsync Sepa-IN	Vertical synchronous reproduce circuit input.	

■ TERMINAL FUNCTION

PIN NO.	PIN NAME	FUNCTION	INSIDE EQUIVALENT CIRCUIT
14	Vsync -OUT	Vertical Synchronous output. (Emitter follower output)	
15	VIDEO-OUT	Video signal output. (Emitter follower output)	
16	Charact-IN 1	Control pin of video SW-3.	

■ **TERMINAL FUNCTION**

PIN NO.	PIN NAME	FUNCTION	INSIDE EQUIVALENT CIRCUIT
17	Lum - CONT2	Luminance level adjustment of pin 16 character signal	
18	Charact - IN 1	Control pin of video SW-2	
19	Lum - CONT1	Luminance level adjustment of pin 18 character signal	

■ TERMINAL FUNCTION

PIN NO.	PIN NAME	FUNCTION	INSIDE EQUIVALENT CIRCUIT
20	SW–CONT	Control pin of video SW-1. Input SW-1 output Low Video input 1 High Video input 2	
21	VIDEO-IN 1	Video signal input pin. Sink chip clamp at 2.1V.	
22	NC	No connection	

■ PRINCIPLES OF OPERATION

1) Video Switch

The **NJM2217** has three video switches. One of them is used to select one video signal from two input video signal, and two others are used for super-imposer of character and background.Switching operation is done by putting DC voltage in to Pin 16, 18 or 20, and its threshold voltage is 1.4V typical.

The **NJM2217** has inside clamp circuit, and input video signal of Pin 3 or Pin 21 is sink-chip-clamped at 2.1V. Output circuit is emitter follower and drives to 5kΩ load.

2) Synchronous Separation Circuit

It separates composit synchronous signal from video signal, and this composit synchronous signal is applied to AFC circuit. And finally you can get horizontal synchronous signal (H_{sync}) from AFC circuit. Operation of synchronous separation is possible if signal level from synchronous signal top is more than $120mV_{P-P}$.

3) Vertical Synchronous Reproduce Circuit

Composit signal from synchronous separation circuit is applied to integrator and triangle wave from it goes to schmitt trigger circuit which reproduces vertical synchronous signal. Output circuit is emitter follower and output voltage is $4V_{P-P}$ at 2kΩ load.

4) AFC Circuit

Fig.3 shows block diagram of AFC circuit. Voltage proportional to phase difference between horizontal synchronous signal putted in to phase comparator and triangular wave from VCO is smoothed by low pass filter and is put in to VCO. This VCO frequency is changed to direction of coincidence with input frequency. Triangular wave from VCO output flows through window comparator and 5μs width of output pulse signal which is same width to H_{sync} appears.



Fig.3 AFC Circuit Block

a) Free-Run Frequency

Free-run frequency depends on resistor R3 between Pin 5 and ground, and capacitor C_{AFC} between Pin 6 and ground.

$$f_{FREE}=1/(3.3 \cdot C_{AFC} \cdot R3)[Hz] \quad (1)$$

b) Parameter of Low Pass Filter

Impedance vs. frequency characteristic from Pin 4 to Pin 5 is shown on Fig.4.



Fig.4 Low Pass Filter Impedance Characteristics

P_1, P_2, Z_1, Z_a, Z_b are shown below.

$P_1=1/\{2\pi C_2 (R_2+R_3)\}$ [Hz] (2)

$P_2=1/(2\pi C_1 \cdot R_1)$ [Hz] (3)

$Z_1=1/(2\pi C_2 \cdot R_1)$ [Hz] (4)

$Z_a=R_2+R_3$ (5)

$Z_b=R_1$

Z_a is decided by R_2 and R_3 is decided by free run frequency and so Z_a is generally decided by R_2. Value of P_1, P_2, Z_1, Z_a, Z_b affects lock range, capture range, frequency fluctuations of AFC output and others. It is preferable that P_2 is 15kHz and Z_1 is 60Hz. When Z_b becomes large, lock and caputure range becomes wide but fluctuations of AFC output frequency will increase. Large Z_a decreases fluctuations.

■ DESIGN EXAMPLE OF L.P. FILTER

P_1=2Hz

P_2=16kHz

Z_1=60Hz

Z_a=40kΩ

Z_b=1kΩ

C_{AFC}=680pF

Each value of low pass filter is caluculated below. If decided free fun frequency to 15.74kHz, and from equation (1).

R_3=28.4kΩ

Z_a=40kΩ and equation (5),

R_2=12kΩ

From equation (2),

C_2=2.1μF

From equation (4),

R_1=1.3kΩ

From equation (3),

C_1=7700pF

Measured value at R_1=1kΩ, R_2=10kΩ, C_1=1μF, C_2=2.2μF

Lock range=3.3kHz

Capture range=1.7kHz

(Note) Temperature characteristics of free run frequency, lock and capture range are deeply affected by temperature coefficient of C_{AFC} and each device of low pass filter, and so it is preferable using low temperature coefficient device. If temperature coefficient of C_{AFC} and R_3 is 0ppm/°C temperature coefficient of free run frequency is almost 0ppm/°C. (Ref. to typical characteristics graph.)

■ TYPICAL APPLICATION

Character superimposer on video signal.



Synchronous separation of video signal.



■ TYPICAL CHARACTERISTICS

Differential Gain/Differential

(Ta = 25°C)



Differential Gain/ Differential Phase

(V+ = 5 V)



Video Switch Frequency Response

(V+ = 5V, RL = 5 kΩ, VIN = 2Vp-p sine wave)



Differential Gain/ Differential Phase

(V+ = 5V, RL = 5kΩ, Ta = 25°C)



AFC Free Run Frequency

(V+ = 5V, f = 15.735kHz, Ta = 25°C)



AFC Free Run Frequency

(Ta = 25°C, f = 15.735kHz, V+ = 5V)



■ TYPICAL CHARACTERISTICS

Lock Range
(Ta=25°C)



Lock Range
(V+=5V)



Capture Range
(Ta=25°C)



Capture Range
(V+=5V)



AFC $\overline{\text{Hsync}}$ Pulse width
(Ta=25°C)



AFC $\overline{\text{Hsync}}$ Pulse Width
(V+=5V)



■ **APPLICATION**

This IC requires 1MΩ resistance between INPUT and GND pin for clamp type input since the minute current causes an unstable pin voltage.



[CAUTION]
The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.