APPLICATION NOTE

AN252
Live Insertion Aspects of Philips Logic Families

Author: Mike Magdaluyo
July 1999
INTRODUCTION

There is a growing demand for circuit boards in electronics systems to be inserted or extracted without switching off the power. Systems for telecom switching equipment, real-time transaction processing, air traffic controllers, and fault tolerant-computing must have minimum down time, and the capability to exchange hardware without affecting the system is important. This capability is known as live insertion, hot plugging, or hot swapping and can be implemented by careful design of hardware and software in a system.

This paper describes the events that occur during live insertion and considerations when using Philips logic products.

BUS ISOLATION

During hot swapping, the goal is to perform card insertion or extraction and maintain data integrity on the system bus, while preventing damage to components on the host system or on the inserted/extracted card. Hot swapping can be done with components that provide different levels of bus isolation. In the first level, powered-down components should be constructed such that they will not be damaged in an unpowered module while connected to a live bus. The component’s input or output pins connected to the interface must not load down the system bus, and the outputs must remain high impedance and have a “power-off disable” feature. This feature is shown in data sheets as an $I_{\text{OFF}}$ specification to support partial power-down modes. $I_{\text{OFF}}$ circuitry eliminates current paths to $V_{\text{CC}}$ resulting from diodes and parasitic elements.

The second level of isolation supports power-down mode and includes circuitry to keep outputs 3-State during power-up or power-down. A power-up/power-down 3-State circuit is required to prevent loading and conflicts on a live bus. This feature is found in data sheets shown as an $I_{\text{PU}}$/$I_{\text{PD}}$ or $I_{\text{OZPU}}$/$I_{\text{OZPD}}$ specification. System software must be able to detect the live insertion event, detect and correct any bus errors, and re-initialize the bus as needed.

The third level of isolation meets the previous two levels and includes circuitry to precharge the bus to a chosen voltage level. The precharge voltage helps reduce glitches caused by the bus impedance and capacitance at the live insertion interface. The precharge circuitry is shown in data sheets as a BIAS V pin on a device. This level of isolation supports the concept of “full” live insertion/extraction on an active bus, producing no data errors and requiring no software intervention.

A further discussion of how these Philips logic families support the different levels of isolation can be better understood by an examination of the construction of logic IC’s and bus glitches discussed in the upcoming topics.

INTEGRATED CIRCUIT CONSTRUCTION

To prevent problems during live insertion it is necessary to understand the construction of integrated circuits at the insertion/extraction interface. For example, circuits with protection diodes on inputs and outputs can present a problem during insertion into a live bus. Figure 1 shows a simplified construction of an integrated circuit:
D1 is used in classic CMOS circuits as an overshoot clamp. It is not present in bipolar and BiCMOS circuits. D2 is implemented in most circuits to limit undershoot or provide ESD protection. D3 is a parasitic diode found in CMOS outputs. D4 is a collector to substrate or drain to substrate parasitic diode. In bipolar devices an additional Schottky diode may be added to limit undershoot.

If the device in Figure 1 is unpowered and if either the input or output is plugged into an active bus, current will flow through D1 or D3, possibly damaging them or the active system. The bus voltage will be disrupted by being momentarily pulled down to the inactive V\textsubscript{CC}. Likewise, during extraction or power-down, those diodes present a path to V\textsubscript{CC} and can pull down the bus voltage to the decaying V\textsubscript{CC} level. The diodes or current path must be eliminated to facilitate live insertion. Output circuits present another issue also. They must remain high impedance during power-up or power-down so that they don’t drive or pull down the active bus.

Philips’ newer CMOS and BiCMOS logic families have addressed these issues by modifying CMOS designs on I/O circuitry. V\textsubscript{CC} clamp diodes have been removed on input circuits. Output parasitic diodes to V\textsubscript{CC} are protected by power-off disable circuitry during power-down. Shown as I\textsubscript{OFF} in the DC characteristics section of the data sheet, the power-off disable feature is available on the ABT, LVC, LVT, ALVT, and AVC product families. These families meet the first level of isolation required for hot swapping.

In addition to power-off isolation on inputs and outputs, Philips’ BiCMOS families employ a power-up/power-down 3-State circuit to keep the outputs high impedance during power sequencing. Shown as I\textsubscript{PU}/I\textsubscript{PD} in the DC characteristics section of the data sheet, the power-up/power-down 3-State feature provides the second level of isolation required for hot swapping. This feature is available on the ABT, LVT, and ALVT product families. Figure 2 shows the circuit used for this:
During power-up, the collector of Q1 follows $V_{CC}$ which is interpreted as a logic HIGH at the input of the NOR gate. This disables the output buffer regardless of the voltage on the enable or data pins. As $V_{CC}$ continues to rise, the Q1 base-to-emitter junction becomes forward biased. This turns on Q1 and pulls the collector of Q1 LOW and the input of the NOR gate LOW. Depending on the level of the enable pin, the output buffer can now be enabled or disabled. The $V_{CC}$ threshold voltage to turn Q1 on or off is 2.1 V for ABT and 1.2 V for LVT and ALVT. Above those voltages, 3-State control is relinquished to the OE pin, and the end user must now control this pin to guarantee high impedance outputs.

During power-down, Q1 remains on to keep one input of the NOR gate LOW, keeping control of the output buffer to the OE pin. When $V_{CC}$ drops below the specified thresholds discussed above, Q1 turns off, and the power-up/power-down circuit keeps the output buffer disabled.

To guarantee 3-State outputs during the full ramp up or ramp down of $V_{CC}$, the enable pin can be connected through an external pullup resistor to $V_{CC}$. For positively asserted enable pins, use a pulldown resistor to ground. These methods can also be used to implement a power-up or power-down 3-State function on LVC devices if that family is used for live insertion.

Table 1 summarizes the device characteristics of various Philips families with regards to the issues discussed in this section:
Inputs have no current path to V\textsubscript{CC}

<table>
<thead>
<tr>
<th>HC/HCT</th>
<th>AHCH/ AHC</th>
<th>ALS/ FAST</th>
<th>ABT</th>
<th>LV</th>
<th>LVC</th>
<th>ALVC</th>
<th>LVT/ ALVT</th>
<th>AVC</th>
</tr>
</thead>
<tbody>
<tr>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
</tbody>
</table>

Outputs have no current path to V\textsubscript{CC}

<table>
<thead>
<tr>
<th>Lowest V\textsubscript{CC} which the device will typically function\textsuperscript{1}</th>
<th>1.5 V</th>
<th>1.5 V</th>
<th>3.5 V</th>
<th>2.1 V</th>
<th>1.0 V</th>
<th>1.2 V</th>
<th>1.2 V</th>
<th>1.2 V</th>
<th>1.2 V</th>
</tr>
</thead>
</table>

Outputs will be 3-State below the above voltages\textsuperscript{2}

<table>
<thead>
<tr>
<th>PIN CONNECTIONS</th>
</tr>
</thead>
</table>

When a card is inserted into a connector, ground pins need to make the first connection. This prevents current from flowing from the powered module through unexpected return paths in the unpowered module. In Figure 3, the unpowered module shows a device output going to the connector.

![Figure 3. Current path with ground disconnected](image)

Devices that have output clamp diodes to ground can present a return path to the powered device. Excessive current may flow through the diode, therefore, make sure that ground makes the first connection.

One way to implement a leading ground connection is to use a staggered pin arrangement on edge connectors. To have control of disabling the outputs, the output enable pin should make connection next, followed by V\textsubscript{CC}, and finally the signal and other pins. An example of implementation is shown in Figure 4.
Bus Glitches

When an unpowered module is inserted into an active backplane, a glitch is caused by the module’s capacitance charging through the line impedance of the backplane’s bus. This happens even though an unpowered driver’s output is off and high impedance. If the amplitude and width of the glitch is sufficient, a receiver can interpret the glitch as a valid signal, and bus errors can occur. The live insertion event can be modeled using a capacitive approximation model shown in Figure 5:

\[
v(t) = V_q \cdot (V_q - V_i) e^{-\frac{t}{\text{ReqC}}} \tag{Eq. 1}
\]
The glitch pulse width in the receiver’s threshold input threshold region is

\[ t = -\ln \left( \frac{V_q - V_{th}}{V_q - V_i} \right) R_{eq} C \]  

Eq. 2

Figure 6 shows the waveform from the live insertion event:

Figure 6. Capacitive approximation of glitch during board insertion

Another model for the glitch uses an RLC approximation and is represented in Figure 7. The response is shown in Figure 8.

Figure 7. RLC model of live insertion event
The size and duration of the glitch partially depends on the voltage difference between the backplane and module pin. To minimize this difference, a precharge voltage can be applied to the backplane side of the bus as the board is inserted into the active bus. Since the backplane’s voltage level, Vq, can be either a HIGH or a LOW, a precharge voltage somewhere near the middle of those levels is chosen.

The glitch width is also dependent on the RC time constant of the backplane impedance and the combined capacitance of the driver, traces, and connector. By keeping the driver’s output capacitance low, the glitch width can be reduced. Both of these issues are explored further in the next section on FBL.

**LIVE INSERTION WITH FBL**

Philips offers 3-volt BTL products that support live insertion. Used for BTL backplane drivers, these products are designated with the family name FBL, and they are constructed such that BTL outputs will minimize disturbance to the bus. FBL products translate TTL level signals to BTL levels and have two ports. One side of the device has TTL I/O’s and the other side has BTL I/O’s. An FBL I/O circuit is shown below:
FBL devices feature low capacitance I/O’s around 6 pF. This is lower than some typical I/O structures that can have values around 9-12 pF. FBL devices have a BIAS V precharge pin that needs to be connected to 3.3 V. When the device is plugged into a backplane, a precharge circuit biases the output pin to roughly 1.6 V, which is midway between the logic LOW and HIGH output levels of 1.1 V and 2.1 V respectively. This minimizes the difference between the initial voltage on the unpowered module and backplane voltage during live insertion. During power-up, when the device’s V$_{CC}$ is within 0.5 V of the BIAS V pin, the precharge circuit turns off and does not affect the output pin. To further isolate the BTL output, the BTL output enable pin, OEB0, must be de-asserted by connecting it to ground through a pulldown resistor. This ensures that the BTL output is disabled and high impedance during power sequencing. The resistor value is chosen based on the driver source current capability.

As previously discussed, the low output capacitance and the precharge voltage help minimize the amplitude and duration of glitches during live insertion. To illustrate this, SPICE simulations were used to examine the effects of having a precharge voltage versus no precharge voltage. Figure 10 shows a simulation test circuit of a module plugged into a BTL backplane.
The simulations were done with no precharge voltage and with a 1.5 V precharge voltage applied. Capacitance and inductance from the connector, board, and driver were taken into account. In Figure 10, the BTL output is disabled and is pulled up to the termination voltage through the termination resistors. In Figure 11, note that no precharge voltage produces a glitch that dips into the switching threshold region of the receiver. Depending on the line impedance and cumulative capacitance, the glitch width and amplitude can become worse and cause a falsely recognized signal.

In Figure 12, you can see that a precharge voltage applied to the output pin produces a smaller glitch and it does not drop into the threshold region of the receiver.
To ensure the proper sequencing of pins during live insertion, the sequence of pin connections should be as follows:

1. Ground
2. BIAS V precharge pin and enables
3. V CC
4. Signal and other pins

With the combination of the BTL side output enable pin de-asserted and the use of the precharge BIAS V pin to reduce glitches, Philips FBL family support the third level of isolation required or hot swapping. Also on the receiver end, FBL inputs are designed with glitch filters to ignore glitches of 1 ns or less. This ensures minimum disturbance during hot swapping.

CONCLUSION

Hot swapping of circuit boards is a necessary feature in systems requiring board exchange in live systems to minimize down time. Hot swapping can be implemented by the proper choice of components, connector design, and system software that detects and corrects bus errors. The interfacing properties of IC’s must also be understood. Different families of IC’s provide different levels of bus isolation. An inactive component should provide minimal disruption to an active bus, and the I/O pins should remain high impedance to provide bus isolation. Bus glitches should be kept to a minimum to ensure data integrity. Philips provides solutions to these issues by offering logic families such as ABT, LVT, LVC, ALVT, and FBL that meet these needs.

REFERENCES

Definitions
Short-form specification – The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant datasheet or data handbook.

Limiting values definition – Limiting values given are in accordance with the Absolute Maximum Rating System (IEC134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information – Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers
Life support – These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes – Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.
SUNSTAR 商斯达实业集团是集研发、生产、工程、销售、代理经销、技术咨询、信息服务等为一体的高科技企业，是专业高科技电子产品生产厂家，是具有10多年历史的专业电子元器件供应商，是中国最早和最大的仓储式连锁规模经营大型综合电子零部件代理分销商之一，是一家专业代理和分销世界各地品牌IC芯片和电子元器件的连锁经营综合性国际公司，专业经营进口、国产名厂名牌电子元件，型号、种类齐全。在香港、北京、深圳、上海、西安、成都等全国主要电子市场设有直属分公司和产品展示展销窗口门店市专卖店及代理分销商。已在全国范围内建成强大统一的供货和代理分销网络。我公司专业代理经销、开发生产电子元器件、集成电路、传感器、微波光电子元器件、工控机/DOC/DOM电子盘、专用电路、单片机开发、MCU/DSP/ARM/FPGA软件、硬件、二极管、三极管、模块等，是您可靠的一站式现货配套供应商、方案提供商、部件功能模块开发配套商。商斯达实业公司拥有庞大的资料库，有数位毕业于著名高校——有中国电子工业摇篮之称的西安电子科技大学（西军电）并长期从事国防尖端科技研究的高级工程师为您精挑细选、量身订做各种高科技电子元器件，并解决各种技术问题。

微波光电部专业代理经销高频、微波、光纤、光电子元器件、组件、部件、模块、整机；电磁兼容元器件、材料、设备：微波 CAD、EDA 软件、开发测试仿真工具；微波、光纤仪器仪表。

欢迎国内外高科技微波、光纤厂商将优秀产品介绍到中国、共同开拓市场。长期大量现货专业批发高频、微波、卫星、光纤、电视、CATV 电子元件：晶振、VCO、连接器、PIN 开关、变容二极管、开关二极管、低噪晶体管、功率电阻及电容、放大器、功率管、MIMIC、混频器、耦合器、功分器、振荡器、合成器、衰减器、滤波器、隔离器、环行器、移相器、调制解调器；光电子元器件和组件；红外发射管、红外接收管、光电开关、光纤连接器、光敏器、光开关、光发射接收模块、光纤激光器和光放大器、光调制器、光开关、DWDM收纳激光器、激光器、激光激光器和光放大器、光开关、光切换器/尾纤、激光器/光纤、光衰减器、光纤适配器、光隔离器、光纤放大器、光复用器/转换器；无线收发芯片和模组、蓝牙芯片和模组。

更多产品请看本公司产品专用销售网站：
商斯达中国传感器科技信息网：http://www.sensor-ic.com/
商斯达工控安防网：http://www.pc-ps.net/
商斯达电子元器件网：http://www.sunstare.com/
商斯达微波光电产品网：HTTP://www.rfoe.net/
商斯达消费电子产品网：http://www.icasic.com/
商斯达实业科技产品网：http://www.sunstars.cn/    微波元器件销售热线：
地址：深圳市福田区福华路福庆街鸿图大厦 1602 室
电话：0755-82884100 8397033 8396822 83398585
传真：0755-83376182 （0）13823648918 MSN：SUNS8888@hotmail.com
邮编：518033 E-mail:szss20@163.com QQ：195847376
深圳赛格展销部：深圳华强北路赛格电子市场 2583 号  电话：0755-83665529 25059422
技术支持：0755-83394033 13051568376

欢迎索取免费详细资料、设计指南和光盘；产品凡多，未能尽录，欢迎来电查询。

北京分公司：北京海淀区知春路 132 号中发电子大厦 3097 号
TEL：010-81159046 82615020 13501189838 FAX：010-62543996
上海分公司：上海市北京东路 668 号上海赛格电子市场 D125 号
TEL：021-28311762 56703037 13701955389 FAX：021-56703037
西安分公司：西安高新区西区 20 号(中国电子科技集团导航技术研究所)
西安劳动南路 88 号电子商务二楼 D23 号
TEL：029-81022619 13072977981 FAX:029-88789382