Renesas

HN29V128A1A (3.3 V/×8) HN29V128A0A (3.3 V/×16) HN29A128A1A (1.8 V/×8) HN29A128A0A (1.8 V/×16)

128M superAND Flash Memory (with internal sector management)

REJ03C0031-0200Z Rev. 2.00 Aug. 26, 2003

Description

The HN29V128A1A, HN29V128A0A, HN29A128A1A, and HN29A128A0A Series is a CMOS flash memory, which uses cost effective and high performance AND type multi-level memory cell technology. Current AND flash memory requires us to support complicated operations such as sector management for defect sector and error check correction. But this series doesn't need such operations. Beside it supports wear leveling function, which is sector replacement function in case of that certain sector, reaches certain erase/write times. And power-on-auto-read function is available. It enables to read the data of the lowest sector(2k byte) without command and address data input when power is on.

Note: This product is authorized for using consumer application such as cellular phone, Therefore, please contact Renesas Technology's sales office before using other applications.

Features

• On-board single power supply (V_{cc}): $V_{cc} = 2.7$ V to 3.6 V (HN29V128A1A/HN29V128A0A)

: $V_{cc} = 1.70 \text{ V}$ to 1.95 V (HN29A128A1A/HN29A128A0A)

- Operating temperature range: Ta = 0 to +70 °C
- Program/erase, rewrite endurance
 - -10^5 times
- Access time
 - —First access
 - 80 µs (typ) (3.3 V, ×8/×16)
 - 150 µs (typ) (1.8 V, ×8/×16)
 - —Serial read cycle
 - 50 ns (min) (3.3 V, ×8/×16)
 - 100 ns (min) (1.8 V, ×8/×16)
 - -maximum transfer rate (sequential read)
 - 20.0 Mbyte/s (3.3 V, ×8)
 - 40.0 Mbyte/s (3.3 V, ×16)
 - 10.0 Mbyte/s (1.8 V, ×8)
 - 20.0 Mbyte/s (1.8 V, ×16)
- Program time
 - 1.2 ms (typ) /sector (2048 byte) (3.3 V, ×8/×16)
 - 2.0 ms (typ) /sector (2048 byte) (1.8 V, ×8/×16)
- Erase time
 - 2.2 ms (typ) /sector (2048 byte) (3.3 V, ×8/×16)
 - 3.5 ms (typ) /sector (2048 byte) (1.8 V, ×8/×16)
- Rewrite time
 - 2.2 ms (typ) /sector (2048 byte) (3.3 V, ×8/×16) 3.5 ms (typ) /sector (2048 byte) (1.8 V, ×8/×16)

• Low power dissipation (3.3 V and 1.8 V)

Standby current

- $-I_{\text{CCS1}} = 1 \text{ mA (max)}$
- $-I_{\text{CCS2}} = 50 \,\mu\text{A} \,(\text{max}) \,(\text{CMOS level})$
- $-I_{ccs3} = 10 \ \mu A \ (max) \ (3.3 \ V), \ 15 \ \mu A \ (max) \ (1.8 \ V) \ (deep \ standby)$
- Serial read operation current

 $-I_{CC1} = 30 \text{ mA (max)}$

Program/erase/rewrite operation current

- $-I_{CC2/3/4} = 60 \text{ mA} \text{ (max)} \text{ (program/erase/rewrite)}$
- Sector management

Following functions are build-in flash memory component.

- —Sector management:
 - If certain sector had been damaged, it would be replaced by the spare sector automatically.
 - Always 100% of sector number are available up to 10^5 erase/write cycles per device.
- —Error check and correction:

ECC code is generated at the time of programming, and data error is checked at the time of read operation. If data error occurs, the data will be corrected automatically.

(ECC: 1-byte error correction, 2-byte error detection per 512byte page)

—Wear leveling:

To avoid erase/program/rewrite operation converge on the particular physical sector, The number of erase/program/rewrite operation will be leveled automatically by changing internal logical sector address.


• Package line up

-CSP: CSP 95-bump (TBP-95V)

Ordering Information

Type No.	Operating voltage (V_{cc})	Organization	Package
HN29V128A1ABP-5E	3.3 V	×8	$10.0 imes 11.50 \text{ mm}^2$, 95-bump
HN29V128A0ABP-5E	3.3 V	×16	0.8 mm ball pitch CSP (TBP-95V)
HN29A128A1ABP-8E	1.8 V	×8	Lead free
HN29A128A0ABP-8E	1.8 V	×16	_

Pin Arrangement 95-bump CSP



Pin Description

Name	Description						
I/O1 to I/O8	Command, address, data input/output						
I/O9 to I/O16	Data input/output (×8 device: DU)						
CLE	Command latch enable						
ALE	Address latch enable						
CE	Chip enable						
RE	Read enable						
WE	Write enable						
WP	Write protect						
R/B	Ready/busy						
PRE	Power on auto read enable						
MRES	Master reset output						
DSE	Deep standby enable						
V _{cc}	Power supply						
V _{ss}	Ground						
DU	Don't use						

Note: 1. All V_{ss} pins should be connected respectively.

Pin Function

Chip enable : \overline{CE}

 $\overline{\text{CE}}$ is for selecting a chip and making the device in the active state.

During command waiting state, \overline{CE} =H makes the device standby state.

During command execution such as erase, program and rewrite, \overline{CE} =H can't stop command operation itself.

Read enable : RE

 $\overline{\text{RE}}$ is output enable pin and also controls read timing. Clocking $\overline{\text{RE}}$ increments the internal address and reads out each data.

Write enable : WE

Commands, address, and program data are latched into the device at the rising edge of \overline{WE} .

Command latch enable :CLE

CLE specifies the command data. When CLE=H, data on I/O bus will be recognized as the command data. The command data is latched on the rising edge of \overline{WE} with CLE=H.

Address latch enable :ALE

ALE specifies the address data. When ALE=H, data on I/O bus will be recognized as the address data. The address data is latched on the rising edge of \overline{WE} with ALE=H.

Write protect : WP

WP=L disables erase, program and rewrite operation.

Ready/busy :R/B

 R/\overline{B} is the output signal. It shows the internal status of the device to be ready or busy. It is an open-drain signal and should be pulled up to V_{cc} via suitable resistance.

Power on auto read enable :PRE

PRE is control pin with active high signal. PRE active Power on auto read mode and Auto read mode. If Power on auto read mode and Auto read mode are unnecessary, PRE pin should be connected to V_{ss} or open.

Master reset output : MRES

 $\overline{\text{MRES}}$ is the output signal and for providing a reset signal to CPU when Power on auto read mode and auto read mode are activated. $\overline{\text{MRES}}$ going from low to high indicates that the data is ready for reading. If Power on auto read mode and Auto read mode are not activated, $\overline{\text{MRES}}$ going from low to high indicates that the device initialization is completed after power is on.


Deep standby enable : DSE

DSE must be low when power is on. The device is initialized by \overline{DSE} signal low to high after power is on. During command waiting state or standby state, $\overline{DSE} = L$ makes the device deep standby state. When DSE goes to high, the device returns from the deep standby state. During command execution, $\overline{DSE} = L$ stops command operation and makes the device deep standby state.


Input/output pins :I/O1 to I/O16

The I/O pins are used as input/output data and also as command and address. I/O pins are tri-state pins and transit to the high impedance state when disabled by \overline{CE} and \overline{RE} . I/O9 to 16 are effective for ×16 product, but they are applied for data only. Only I/O1 to 8 pins are used as command and address inputs for ×16 product.

Block Diagram



Memory Map and Address



Address Input

Case of HN29V128A1A/HN29A128A1A (×8 device)

Clock Cycle	I/O8	I/07	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1
First cycle (CA1)	A7	A6	A5	A4	A3	A2	A1	A0
Second cycle (CA2)	L*	L*	L*	L*	L*	A10	A9	A8
Third cycle (SA1)	A18	A17	A16	A15	A14	A13	A12	A11
Fourth cycle (SA2)	L*	L*	L*	A23	A22	A21	A20	A19

Notes: 1. A0 to A8: Column address A9 to A10: Page address A11 to A23: Sector address

2. L* must be set to "Low".

Case of HN29V128A0A/HN29A128A0A (×16 device)

Clock Cycle	I/O8	I/07	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1
First cycle (CA1)	A7	A6	A5	A4	A3	A2	A1	A0
Second cycle (CA2)	L*	L*	L*	L*	L*	L*	A9	A8
Third cycle (SA1)	A17	A16	A15	A14	A13	A12	A11	A10
Fourth cycle (SA2)	L*	L*	L*	A22	A21	A20	A19	A18

Notes: 1. A0 to A7: Column address A8 to A9: Page address

A10 to A22: Sector address

2. I/O9 to I/O16: V_{IH} or V_{IL}

3. L* must be set to "Low".

Mode Selection

The address input, command input and data input/output operations of the device are controlled by CLE, ALE, $\overline{\text{CE}}$, $\overline{\text{WE}}$, $\overline{\text{RE}}$ $\overline{\text{WP}}$ and $\overline{\text{DSE}}$ signals. The following table shows the operation logic table.

Mode	CLE	ALE	CE	WE	RE	WP	DSE	I/O	Power
Command input	Н	L	L		Н	×	Н	Input	Active
Address input	L	Н	L		Н	×	Н	Input	Active
Data input	L	L	L		Н	×	Н	Input	Active
Data output	L	L	L	Н	_ t	×	Н	Output	Active
Output deselect	L	L	L	Н	Н	×	Н	High-Z	Active
During rewriting/erasing	×	×	×	×	×	Н	Н	Input/ output	Active
Write protect	×	×	×	×	×	L	Н	Input/ output	Active/ standby
Standby	×	×	Н	×	×	×	Н	High-Z	Standby*2
Deep standby	×	×	×	×	×	×	L	High-Z	Deep standby* ³

Notes: 1. H: V_{H} (DSE: V_{HP}), L: V_{IL} (DSE: V_{ILP}), $\times: V_{H}$ or V_{IL}


 When setting CE = H during the read operation, even if it is in ready state, the device becomes the following data output waiting state and doesn't become standby mode. It becomes standby mode to set CE = H in ready state after read stop command execution.

3. The device can transfer only from command waiting state or standby state to deep standby state.

Command Definition

Mode	First cycle	Second cycle	Acceptance in the busy state
Data input	80H		
Read mode	00H	_	
Sequential read mode	0FH	_	
Read stop	F0H	_	Acceptance (in Read busy state only)
Program	10H	_	
Erase	60H	D0H	
Rewrite	1FH	_	
Status read	70H	_	Acceptance
ID read	90H	_	
Deep standby (release)	C1H	_	
Deep standby (setup)	C0H	—	

State transition diagram



Absolute Maximum Ratings

If exceeded the following specification, the device may be damaged.

		HN29V128A1A (3.3 V) HN29V128A0A (3.3 V)			
Parameter	Symbol	Value	Value	Unit	Notes
V_{cc} voltage	V _{cc}	-0.6 to +4.6	-0.6 to +2.45	V	1
V _{ss} voltage	V _{ss}	0	0	V	
Input voltage	V _{IN}	-0.6 to +4.6	-0.6 to +2.45	V	1, 2
Input/output voltage	V _{I/O}	-0.6 to V_{cc} + 0.3 (≤ 4.6)	$-0.6 \text{ to V}_{cc} + 0.3$ (≤ 2.45)	V	
Operating temperature range	Topr	0 to +70	0 to +70	°C	
Storage temperature range	Tstg	-55 to +125	-55 to +125	°C	3

Notes: 1. Relative to V_{ss}.

2. V_{IN} , V_{OUT} = -2.0 V for pulse width \leq 20 ns

3. Device storage temperature range before programming.

Capacitance (Ta = $+25^{\circ}$ C, f = 1 MHz)

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Input capacitance	CIN	_	_	10	pF	$V_{IN} = 0 V$
Output capacitance	Cour	_	_	10	pF	$V_{OUT} = 0 V$

DC Characteristics

DC Characteristics (1)

 $(Ta = 0 \text{ to } +70^{\circ}C)$

							A (1.8 V A (1.8 V		Test
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	conditions
Power supply voltage	V _{cc}	2.7	3.3	3.6	1.70	1.8	1.95	V	—
High input voltage	V _{IH}	$V_{cc} \times 0.8$	_	V _{cc} + 0.3	$V_{cc} \times 0.8$	_	V _{cc} + 0.3	V	_
Low input voltage	V _{IL}	-0.3	_	$V_{cc} \times 0.2$	-0.3	_	$V_{cc} \times 0.2$	V	_
High input voltage (DSE, PRE pin)	V_{IHP}	$V_{cc} \times 0.9$		V _{cc} + 0.3	$V_{cc} \times 0.9$		V _{cc} + 0.3	V	_
Low input voltage (DSE, PRE pin)	V_{ILP}	-0.3		$V_{cc} \times 0.1$	-0.3		$V_{cc} \times 0.1$	V	_
Input leakage current	I _u	—		±2			±2	μΑ	$V_{IN} = 0 V \text{ to } V_{CC}$
Output leakage current	I _{LO}	_	_	±2	_	_	±2	μA	$V_{out} = 0 V \text{ to } V_{cc}$
Operating current (Serial read)	I _{CC1}	_	_	30	_	_	30	mA	$\frac{\overline{CE}}{\overline{RE}} = V_{\mu}$ $\overline{RE} = V_{\mu}$
(Program)	I _{CC2}		_	60	_		60	mA	_
(Erase)	I _{CC3}			60			60	mA	_
(Rewrite)	I _{CC4}			60			60	mA	_

Rev.2.00,	Aug.26.2003,	page 12 of 50

DC Characteristics (2)

 $(Ta = 0 \text{ to } +70^{\circ}C)$


			/128A0	•		Test			
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	conditions
Standby current (Standby state)	I _{CCS1}	_	—	1	—	—	1	mA	$\label{eq:cell} \begin{split} \overline{CE} &= V_{IH}, \ \overline{WP} = V_{IH} \ or \\ V_{IL}, \ PRE &= V_{IHP} \ or \ V_{ILP} \\ or \ open, \ DSE &= V_{IHP} \end{split}$
	I _{CCS2}	_	_	50	_	_	50	μΑ	$\label{eq:constraint} \begin{split} \overline{CE} &= V_{cc} - 0.2 \text{ V}, \\ \overline{WP} &= V_{cc} \pm 0.2 \text{ V or} \\ V_{ss} \pm 0.2 \text{ V}, \text{ PRE} &= V_{cc} \\ \pm 0.2 \text{ V or } V_{ss} \pm 0.2 \text{ V} \\ \text{or open, } \overline{DSE} &= V_{cc} \pm \\ 0.2 \text{ V} \end{split}$
(Deep standby) Deep standby command	I _{CCS3}		_	10		_	15	μΑ	$\label{eq:constraint} \begin{split} \overline{CE} &= V_{cc} \pm 0.2 \text{ V}, \\ PRE &= V_{cc} \pm 0.2 \text{ V or } \\ V_{ss} \pm 0.2 \text{ V or open}, \\ \overline{DSE} &= V_{cc} \pm 0.2 \text{ V}, \\ \overline{WP} &= V_{cc} \pm 0.2 \text{ V or } \\ V_{ss} \pm 0.2 \text{ V} \end{split}$
(Deep standby) DSE control	I _{CCS3}	_	_	10	_	_	15	μΑ	$\label{eq:cell} \begin{split} \overline{CE} &= V_{cc} \pm 0.2 \text{ V}, \\ PRE &= V_{cc} \pm 0.2 \text{ V or} \\ \overline{V_{ss}} \pm 0.2 \text{ V or open}, \\ \overline{DSE} &= V_{ss} \pm 0.2 \text{ V}, \\ \overline{WP} &= V_{cc} \pm 0.2 \text{ V or} \\ \overline{V_{ss}} \pm 0.2 \text{ V} \end{split}$
High-level output voltage	V _{OH}	V _{cc} – 0.2	_		V _{cc} – 0.2	_		V	I _{OH} = -100 μA
Low-level output voltage	∍V _{oL}			0.2			0.2	V	I _{oL} = 100 μA

HN29V128A1A (3.3 V) HN29A128A1A (1.8 V) HN29V128A0A (3.3 V) HN29A128A0A (1.8 V)

AC Characteristics (Ta = 0 to +70°C)

Test Conditions

- V_{cc}: 2.7 V to 3.6 V (HN29V128A1A(×8)/HN29V128A0A(×16))
 : 1.70 V to 1.95 V (HN29A128A1A(×8)/HN29A128A0A(×16))
- Input pulse levels: 0 V, V_{cc}
- Input rise and fall time: 3 ns
- Input and Output reference levels: 1/2 V_{cc} / 1/2 V_{cc}
- Output load :



AC Characteristics (1)

		HN29V128A1A (3.3 V) HI HN29V128A0A (3.3 V) HI							
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	Note
CLE setup time	t _{cls}	0			0			ns	
CLE hold time	t _{cLH}	10			20		_	ns	
CE setup time	t _{cs}	0			0			ns	
CE hold time	t _{cH}	10			20		_	ns	
CE high hold time	t _{CEH}	15			25			ns	
CE high hold time in Sequentia read stop cycle	l t _{CEHS}	500	—	—	1000		_	ns	1
Write pulse width	t _{wP}	25		_	65			ns	
ALE setup time	t _{ALS}	0		_	0			ns	
ALE hold time	t _{ALH}	10		_	20			ns	
Data setup time	t _{DS}	20	_	_	50	_		ns	
Data hold time	t _{DH}	10		_	20			ns	
Write cycle time	t _{wc}	50			100	_		ns	
WE high hold time	t _{wH}	15			35			ns	
RE high to WE low time	t _{RHW}	50			100	_		ns	
RE high to WE low time in Sequential read cycle	t _{RHWS}	1	_	_	2			μs	1
Ready to WP low time	t _{RW}	0		_	0			ns	
Ready to RE fall time	t _{RR}	20			20			ns	
Read pulse time	t _{RP}	35			80			ns	
Read cycle time	t _{RC}	50	—		100	_		ns	
RE access time (serial data access)	t _{REA}	_	_	35	_	_	80	ns	
RE access time (ID read)	t _{REAID}	_	—	35			80	ns	
RE access time (Status read)	t _{RSTO}	_	—	35	—	—	80	ns	
Output data hold time	t _{oH}	10		_	10			ns	
RE high to output high-Z time	t _{RHZ}			30			80	ns	
CE high to output high-Z time	t _{CHZ}	_		30	_		80	ns	
RE high hold time	t _{REH}	15		_	20			ns	
CE access time	\mathbf{t}_{CEA}	_		45	_		100	ns	
CE access time (status read)	t _{csto}	_	—	45	—		100	ns	
WE high to CE low time	$\mathbf{t}_{\mathrm{WHC}}$	30	_		50	_		ns	

Note: 1. t_{CEHS} , t_{RHWS} applies to Sequential read mode only.

AC Characteristics (2)

	Symbol	HN29V128A1A (3.3 V) HN29V128A0A (3.3 V)				128A1A (128A0A (
Parameter		Min	Тур	Max	Min	Тур	Max	Unit	Note
WE high to RE low time	t _{whR}	30		_	100		_	ns	
ALE low to RE low time (ID read)	t _{AR1}	100			100	_	_	ns	
ALE low to RE low time (read cycle)	t _{AR2}	50		_	100		_	ns	
CE low to RE low time (ID read)	t _{CR}	100		_	100	—	_	ns	
Start address access from memory cell array	t _R	_	80	250	_	150	400	μs	
WE high to Busy output time	t _{wB}	—		200	—		200	ns	
RE high to Busy output time in Sequential read cycle	t _{SRB}	_	_	200	_	_	500	ns	1
Power on to DSE High time	t _{DSE}	0	—	—	0	—	—	ns	
DSE high to PRE high delay	t _{PD}	—	—	50	—	—	100	ns	
DSE high to busy time	t _{DB}	_	_	5	_		5	ms	
Power on busy time	t _{BSY}	_	5	30		5	50	ms	
Ready to MRES high time	t _{RMRES}	_	—	50		—	100	ns	
Deep standby busy	t _{DBSY}	_	_	300			500	μs	
Auto read busy time	t _{ARBSY}	_	_	1			1	ms	
PRE pulse width	t _{PRE}	50	—	_	100			ns	
WP setup time	t _{wps}	100	_	_	100			ns	
WP hold time	t _{wPH}	100	_		100		_	ns	
Read stop time	t _{RSTP}	0	_	250	0	_	400	μs	
\overline{CE} high to \overline{WE} low setup time	$t_{\rm CHWS}$	5			5	_	_	ns	
$\overline{\text{WE}}$ high to $\overline{\text{CE}}$ low hold time	t _{whCH}	5		—	5	—	—	ns	
\overline{CE} high to \overline{RE} low setur time	ot _{CHRS}	5		—	5	—	—	ns	
\overline{RE} high to \overline{CE} low hold time	t _{RHCH}	5			5			ns	

Note: 1. t_{SRB} applies to Sequential read mode only.

Program/Erase/Rewrite Characteristics


(HN29V128A1A, HN29V128A0A: 2.7 V to 3.6 V, HN29A128A1A, HN29A128A0A: 1.70 V to 1.95 V, Ta = 0 to +70 °C)

		HN29V128A1A (3.3 V) HN29V128A0A (3.3 V)			HN29A128A1A (1.8 V) HN29A128A0A (1.8 V)				
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	Note
Rewrite time	t _{REWRITE}		2.2	100	—	3.5	150	ms	
Erase time	t _{ERS}		2.2	100		3.5	150	ms	
Program time	t _{PROG}		1.2	30		2.0	45	ms	
Number of partial program cycles in the same sector	N _{PPS}		—	4	_	_	4	cycles	
Number of partial program cycles in the same page	N _{PPP}		_	1		_	1	cycles	


Note: 1. The data transfer time is not included.

Timing Waveforms


Power on and off




Basic timing for command, address and data latch




Command input cycle




Command input cycle after data output cycle




Address input cycle




Data input cycle




Serial read cycle



Invalid input cycle




Invalid output cycle



Status read

This device automatically performs rewriting, programming, erasing, and verification after the operation. This device provides the status read function to indicate the device status and the execution result. The device status is output through the I/O pins by issuing command 70H then inputting the \overline{RE} clock. The following timing shows the status as the output through the I/O pins.

Status read cycle




Pin	Status	Output
I/O1	Passed or failed	Passed: 0, failed: 1
I/O2	Not used. Reserved for future use	0
I/O3	Not used. Reserved for future use	0
I/O4	Not used. Reserved for future use	0
I/O5	Not used. Reserved for future use	0
I/O6	Not used. Reserved for future use	0
I/O7	Ready or busy	Ready: 1, busy: 0
I/O8	Write protection	Protected: 0, not protected: 1
I/O9 to I/O16	Not used	00H

Note: 1. The passed or failed status indicated through the I/O1 is only valid while the device is in the ready state.

ID read

This device holds the ID code which indicates the manufacturer and device information to the application system. The ID code can be read in the following timing.

ID read cycle




	I/O8	I/07	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1	Hexadecimal
Manufacturer code	0	0	0	0	0	1	1	1	07H
Device code I/O (×8) 3.3 V device	0	1	0	1	0	0	0	1	51H
I/O (×8) 1.8 V device	0	1	0	1	0	0	1	0	52H
I/O (×16) 3.3 V device	0	1	0	1	0	0	1	1	53H
I/O (×16) 1.8 V device	0	1	0	1	0	1	0	0	54H


Note: 1. Output of I/O9 to I/O16 at manufacture code and device code is "00H".

Read mode

The device enters into the read mode by command 00H. Read command operation is performed per every page. Start address in the page can be specified in a CA (Column address). The operating timing is shown below.




Read cycle



Status read during the read operation


The device status can be read out by inputting the status read command 70H in the read mode. Once the device has been set to the status read mode by 70H command, the device will not return to the read mode automatically. However, when the read command 00H is input after ready, the status read mode is reset and the device returns to the read mode.

Status read during read mode




Read stop cycle


Read stop command F0H enables to finish read mode. Read stop command F0H can be accepted in the busy state.




Sequential read mode

The device enters into the sequential read mode by command 0FH. This mode performs continuously reading through the pages and the sectors without additional command/address inputs. Start address in the page can be specified in a CA. The operating timing and block diagram are shown below.






Sequential read cycle



Status read during the sequential read operation


The device status can be read out by inputting the status read command 70H in the sequential read mode. Once the device has been set to the status read mode by 70H command, the device will not return to the sequential read mode automatically. However, when the read command 00H is input after ready state, the status read mode is reset and the device returns to the sequential read mode.




Sequential read stop cycle

Read stop command F0H enables to finish sequential read mode. After inputting read stop command F0H, the device becomes busy state. And then, the sequential read mode ends and becomes command waiting state when the status returns to ready. Read stop command F0H can be accepted in the busy state.

Stop in Ready state



Stop in Busy state



Power on auto read / Auto read

Power on auto read mode enables to read the data of the lowest sector(2k byte) without command and address data input when power is on.

Auto read mode enables to read the data of the lowest sector (2k byte) without command and address data input in the normal operation.

Power on auto read and Auto read are activated when power is on.


Power on auto read is available and Auto read operates until power is off when these are activated. These are activated after PRE high signal right after DSE goes high. ($\overline{\text{DSE}}$ must be low until Power reaches V_{cc}min).

MRES going low to high indicates that the data is ready for reading.

The data of the lowest sector (2k byte) can be output by \overline{RE} clock without command and address input. After power on read operation, PRE should be kept high.


During the normal operation, keeping PRE low for t_{PRE} makes the device transfer to the auto read mode and the data of the lowest sector (2k byte) can be output by \overline{RE} clock without command and address input. If power on auto read and auto read operation is unnecessary, PRE pin should be connected to V_{ss} or open.

Power on auto read




Auto read

Case of $t_{PRE} < t_{ARBSY}$




Case of $t_{PRE} \ge t_{ARBSY}$




Note: 1. When PRE is turned low during busy, after the operation performed now is completed, this device transfer to the auto read mode.

Auto read (Deep standby mode which transferred by the command)

Case of $t_{PRE} < t_{ARBSY}$




Case of $t_{PRE} \ge t_{ARBSY}$



Auto read stop cycle

Read stop command F0H enables to finish power on auto read mode and auto read mode.




Program mode


The program mode is organized by the data input and the program. Data input command 80H is for the input address and the program data. And program command 10H makes the device start the program (Please refer to the next page). The maximum data size is 2 kbyte (1 kword for ×16 device). One sector is divided by 4 pages. The size of page is 512byte. Each page is programmable just one time as well as the normal 2 kbyte programming (Please refer to the figure below).

The data at applied sector for program must be erased.

The data of erased sector is [FF]. The programmed bits in the sector goes "1" to "0" when they are programmed.




Program cycle



Erase mode


The erase mode is entered by command 60H. After inputting sector address, command D0H erases the sector data. The erase size is always 2 kbyte and the erase operation must be done in the sector.

Erase cycle




Rewrite mode

The rewrite mode is organized by the data input and the rewrite. Data input command 80H is for the input address and the rewrite data to be changed. And rewrite command 1FH makes the device start the rewrite (Please refer to the next page). The maximum data size is 2 kbyte (1 kword in case of $\times 16$ device). By using rewrite, erase is automatically executed before programming, and the data can be rewritten for the sector. So the data before the programming operation can be either "1" or "0" (Please refer to the figure below).



Rewrite cycle



Notes on usage

1. Prohibition of undefined command input

The commands listed in the command definition can only be used in this device. It is prohibited to issue a command that is not defined in the list. If an undefined command is issued, the data held in the device may be lost.

2. Limitation of command input in the busy state

In the busy state, following two commands are acceptable. Do not issue any other command except below two commands.

- Status read 70H
- Read stop F0H (during read operation)

3. Commands that can be issued after the serial input command (80H)


After the serial input command (80H) is issued, the rewriting and programming command (1FH, 10H) can be issued; do not issue any other command except 1FH and 10H after 80H.

4. R/B(Ready/busy) pin handing

 R/\overline{B} is an open-drain output pin, and it should be pulled up to vcc with a resistance(more than $2k\Omega$).


5. Notes on turning power on and off

The input signal levels may be unstable after power is on or off. In order to prevent unexpected operation, use $\overline{\text{DSE}}$ as shown below.



6. Notes on WP signal

When \overline{WP} is at the low level, the rewriting operation is disabled. When using \overline{WP} to control the operation, satisfy the timing shown below.



7. Notes on $\overline{\text{RE}}$ signal

If the $\overline{\text{RE}}$ clock is sent before the address is input, the internal read operation may start unintentionally. Be sure to send the $\overline{\text{RE}}$ clock after the address is input.

8. Deep standby mode

During command waiting or standby state, when $\overline{\text{DSE}}$ pin goes to low, the device transfers to deep standby state.


When $\overline{\text{DSE}}$ goes to high, the device returns from the deep standby state.

During command execution, going $\overline{\text{DSE}}$ low stops command operation. If $\overline{\text{DSE}}$ goes to low during erase/program/rewrite operation, the command operation is forced to terminate and the applied sector data is not guaranteed.

	Standby state	Deep standby state	^t DBSY	Standby state
DSE				
R/B _				

When $\overline{\text{CE}}$ becomes high after the C0H command input, the state of this device transfers to the deep standby state.

When \overline{CE} becomes high after the C1H command input, the state of this device transfers from the deep standby state to the standby state.




9. Notes on the power supply down

Please do not turn off a power supply in busy status. It is recommended to take either of following (1) or (2) measures on system side for unexpected power down.

(1) Please set $\overline{\text{DSE}}$ =L when detecting the power down.

And erase any sector after the power supply is on.

The other sectors data is protected though applied sector data is invalid by doing this.




(2) Please store the operation record for back up.

When the power down is recognized to have occurred during erase/program/rewrite operation, erase applied sector after the power on.

The other sectors data is protected though applied sector data is invalid by doing this.

Package Dimensions

HN29V128A1ABP, HN29V128A0ABP, HN29A128A1ABP, HN29A128A0ABP Series (TBP-95V)



Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

The particle is the particle of the particl

Notes regarding these materials

Notes regarding these materials
1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making all decision on the applicability of many darnage, liability, or other loss resulting from the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility fo

- Refease retring the second of the second designed or manufacture of use in a device or system har is used under circumstances in which number harman her spotential at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation or product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
 The prior written approval of Renesas Technology Corporation or an authorized retring to reprive the vehicular, medical, aerospace, nuclear, or undersea repeater use.
 The prior written approval of Renesas Technology Corporation is necessary to reprive or reproduce in whole or in part these materials.
 The second conducts or technologies care subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

- Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein



http://www.renesas.com

Copyright © 2003. Renesas Technology Corporation, All rights reserved. Printed in Japan. Colophon 0.0

