### Preliminary

Notice: This is not final specification. Some parametric limits are subject to change.

### 

### DESCRIPTION

The M5M5V5636GP is a family of 18M bit synchronous SRAMs organized as 524288-words by 36-bit. It is designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Renesas's SRAMs are fabricated with high performance, low power CMOS technology, providing greater reliability. M5M5V5636GP operates on 3.3V power/ 2.5V I/O supply or a single 3.3V power supply and are 3.3V CMOS compatible.

### **FEATURES**

- Fully registered inputs and outputs for pipelined operation
- Fast clock speed: 167 MHz and 133MHz
- Fast access time: 3.8 ns and 4.2ns
- Single 3.3V -5% and +5% power supply VDD
- Separate VDDQ for 3.3V or 2.5V I/O
- Individual byte write (BWa# BWd#) controls may be tied LOW
- Single Read/Write control pin (W#)
- CKE# pin to enable clock and suspend operations
- Internally self-timed, registers outputs eliminate the need to control G#
- Snooze mode (ZZ) for power down
- Linear or Interleaved Burst Modes
- Three chip enables for simple depth expansion

### APPLICATION

High-end networking products that require high bandwidth, such as switches and routers.


### **FUNCTION**

Synchronous circuitry allows for precise cycle control triggered by a positive edge clock transition.

Synchronous signals include : all Addresses, all Data Inputs, all Chip Enables (E1#, E2, E3#), Address Advance/Load (ADV), Clock Enable (CKE#), Byte Write Enables (BWa#, BWb#, BWc#, BWd#) and Read/Write (W#). Write operations are controlled by the four Byte Write Enables (BWa# - BWd#) and Read/Write(W#) inputs. All writes are conducted with on-chip synchronous self-timed write circuitry.

Asynchronous inputs include Output Enable (G#), Clock (CLK) and Snooze Enable (ZZ). The HIGH input of ZZ pin puts the SRAM in the power-down state. The Linear Burst order (LBO#) is DC operated pin. LBO# pin will allow the choice of either an interleaved burst, or a linear burst.

All read, write and deselect cycles are initiated by the ADV LOW input. Subsequent burst address can be internally generated as controlled by the ADV HIGH input.



### PART NAME TABLE

100pin TQFP


Package

Part Name	Access	Cycle	Active Current (max.)	Standby Current (max.)
M5M5V5636GP - 16	3.8ns	6.0ns	380mA	30mA
M5M5V5636GP - 13	4.2ns	7.5ns	350mA	30mA



### PIN CONFIGURATION(TOP VIEW)

### 100pin TQFP




Note1. MCH means "Must Connect High". MCH should be connected to HIGH.



### Renesas LSIs M5M5V5636GP –16,13 18874368-BIT(524288-WORD BY 36-BIT) NETWORK SRAM

### BLOCK DIAGRAM



Note2. The BLOCK DIAGRAM does not include the Boundary Scan logic.

Note3. The BLOCK DIAGRAM illustrates simplified device operation. See TRUTH TABLE, PIN FUNCTION and timing diagrams for detailed information.



## 

Pin **Function** Name Synchronous These inputs are registered and must meet the setup and hold times around the rising edge of CLK. A0 and A1 are the two least significant bits (LSB) of the address field and set the internal A0~A18 Address burst counter if burst is desired. Inputs These active LOW inputs allow individual bytes to be written when a WRITE cycle is active and Synchronous must meet the setup and hold times around the rising edge of CLK. BYTE WRITEs need to be BWa#, BWb#, asserted on the same cycle as the address. BWs are associated with addresses and apply to Byte Write BWc#, BWd# Enables subsequent data. BWa# controls DQa, DQPa pins; BWb# controls DQb, DQPb pins; BWc# controls DQc, DQPc pins; BWd# controls DQd, DQPd pins. This signal registers the address, data, chip enables, byte write enables CLK Clock Input and burst control inputs on its rising edge. All synchronous inputs must meet setup and hold times around the clock's rising edge. Synchronous This active LOW input is used to enable the device and is sampled only when a new external F1# address is loaded (ADV is LOW). Chip Enable Synchronous This active High input is used to enable the device and is sampled only when a new external F2 address is loaded (ADV is LOW). This input can be used for memory depth expansion. Chip Enable Synchronous This active Low input is used to enable the device and is sampled only when a new external E3# address is loaded (ADV is LOW). This input can be used for memory depth expansion. Chip Enable G# **Output Enable** This active LOW asynchronous input enable the data I/O output drivers. Synchronous When HIGH, this input is used to advance the internal burst counter, controlling burst access after ADV Address the external address is loaded. When HIGH, W# is ignored. A LOW on this pin permits a new address to be loaded at CLK rising edge. Advance/Load This active LOW input permits CLK to propagate throughout the device. When HIGH, the device Synchronous CKE# ignores the CLK input and effectively internally extends the previous CLK cycle. This input must Clock Enable meet setup and hold times around the rising edge of CLK. This active HIGH asynchronous input causes the device to enter a low-power standby mode in Snooze ΖZ which all data in the memory array is retained. When active, all other inputs are ignored. When this Enable pin is LOW or NC, the SRAM normally operates. This active input determines the cycle type when ADV is LOW. This is the only means for determining READs and WRITES. READ cycles may not be converted into WRITEs (and vice Synchronous W# versa) other than by loading a new address. A LOW on the pin permits BYTE WRITE operations Read/Write and must meet the setup and hold times around the rising edge of CLK. Full bus width WRITEs occur if all byte write enables are LOW. DQa,DQPa,DQb,DQPb Byte "a" is DQa, DQPa pins; Byte "b" is DQb, DQPb pins; Byte "c" is DQc, DQPc pins; Byte "d" is Synchronous DQd,DQPd pins. Input data must meet setup and hold times around CLK rising edge. DQc,DQPc,DQd,DQPd Data I/O This DC operated pin allows the choice of either an interleaved burst or a linear burst. If this pin is Burst Mode LBO# HIGH or NC, an interleaved burst occurs. When this pin is LOW, a linear burst occurs, and input Control leak current to this pin. Vnn VDD Core Power Supply Vss Vss Core Ground VDDQ Vddq I/O buffer Power supply Vssq Vssq I/O buffer Ground MCH These pins should be connected to HIGH Must Connect High NC No Connect These pins are not internally connected and may be connected to ground.





## **Renesas LSIs**

### DC OPERATED TRUTH TABLE

Name	Input Status	Operation
LBO#	HIGH or NC	Interleaved Burst Sequence
LDO#	LOW	Linear Burst Sequence

Note4. LBO# is DC operated pin. Note5. NC means No Connection.

Note6. See BURST SEQUENCE TABLE about interleaved and Linear Burst Sequence.

### **BURST SEQUENCE TABLE**

Interleaved Burst Sequence (when LBO# = HIGH or NC)

Operation	A18~A2	A1,A0			
First access, latch external address	A18~A2	0,0	0,1	1,0	1,1
Second access(first burst address)	latched A18~A2	0,1	0,0	1,1	1,0
Third access(second burst address)	latched A18~A2	1,0	1,1	0,0	0,1
Fourth access(third burst address)	latched A18~A2	1 , 1	1,0	0,1	0,0

### Linear Burst Sequence (when LBO# = LOW)

Operation	A18~A2	A1,A0			
First access, latch external address	A18~A2	0,0	0,1	1,0	1,1
Second access(first burst address)	latched A18~A2	0,1	1,0	1,1	0,0
Third access(second burst address)	latched A18~A2	1,0	1,1	0,0	0,1
Fourth access(third burst address)	latched A18~A2	1 , 1	0,0	0,1	1,0

Note7. The burst sequence wraps around to its initial state upon completion.

### TRUTH TABLE


E1#	E2	E3#	ZZ	ADV	W#	BWx#	G#	CKE#	CLK	DQ	Address used	Operation
Н	Х	Х	L	L	Х	Х	Х	L	L->H	High-Z	None	Deselect Cycle
Х	L	Х	L	L	Х	Х	Х	L	L->H	High-Z	None	Deselect Cycle
Х	Х	Н	L	L	Х	Х	Х	L	L->H	High-Z	None	Deselect Cycle
Х	Х	Х	L	Н	Х	Х	Х	L	L->H	High-Z	None	Continue Deselect Cycle
L	Н	L	L	L	Н	Х	L	L	L->H	Q	External	Read Cycle, Begin Burst
Х	Х	Х	L	Н	Х	Х	L	L	L->H	Q	Next	Read Cycle, Continue Burst
L	Н	L	L	L	Н	Х	Н	L	L->H	High-Z	External	NOP/Dummy Read, Begin Burst
Х	Х	Х	L	Н	Х	Х	Н	L	L->H	High-Z	Next	Dummy Read, Continue Burst
L	Н	L	L	L	L	L	Х	L	L->H	D	External	Write Cycle, Begin Burst
Х	Х	Х	L	Н	Х	L	Х	L	L->H	D	Next	Write Cycle, Continue Burst
L	Н	L	L	L	L	Н	Х	L	L->H	High-Z	None	NOP/Write Abort, Begin Burst
Х	Х	Х	L	Н	Х	Н	Х	L	L->H	High-Z	Next	Write Abort, Continue Burst
Х	Х	Х	L	Х	Х	Х	Х	Н	L->H	-	Current	Ignore Clock edge, Stall
Х	Х	Х	Н	Х	Х	Х	Х	Х	Х	High-Z	None	Snooze Mode

Note8. "H" = input VIH; "L" = input VIL; "X" = input VIH or VIL. Note9. BWx#=H means all Synchronous Byte Write Enables (BWa#,BWb#,BWc#,BWd#) are HIGH. BWx#=L means one or more Synchronous Byte Write Enables are LOW.

Note10. All inputs except G# and ZZ must meet setup and hold times around the rising edge (LOW to HIGH) of CLK.



### STATE DIAGRAM



Note11. The notation "x , x , x" controlling the state transitions above indicate the state of inputs E, ADV and W# respectively. Note12. If (E1# = L and E2 = H and E3# = L) then E="T" else E="F". Note13. "H" = input VIH; "L" = input VIL; "X" = input VIH or VIL; "T" = input "true"; "F" = input "false".



### WRITE TRUTH TABLE

W#	BWa#	BWb#	BWc#	BWd#	Function
Н	Х	Х	Х	Х	Read
L	L	Н	Н	Н	Write Byte a
L	Н	L	Н	Н	Write Byte b
L	Н	Н	L	Н	Write Byte c
L	Н	Н	Н	L	Write Byte d
L	L	L	L	L	Write All Bytes
L	Н	Н	Н	Н	Write Abort/NOP

Note14. "H" = input VIH; "L" = input VIL; "X" = input VIH or VIL. Note15. All inputs except G# and ZZ must meet setup and hold times around the rising edge (LOW to HIGH) of CLK.

#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
Vdd	Power Supply Voltage		-1.0*~4.6	V
Vddq	I/O Buffer Power Supply Voltage	With respect to Vss	-1.0*~4.6	V
Vi	Input Voltage	- with respect to viss	-1.0~VDDQ+1.0**	V
Vo	Output Voltage		-1.0~VDDQ+1.0**	V
PD	Maximum Power Dissipation (VDD)		1180	mW
TOPR	Operating Temperature		0~70	°C
TSTG(bias)	Storage Temperature(bias)		-10~85	°C
TSTG	Storage Temperature		-65~150	°C

Note16.\* This is −1.0V when pulse width≤2ns, and −0.5V in case of DC.

\*\* This is -1.0V~VDDQ+1.0V when pulse width≤2ns, and -0.5V~VDDQ+0.5V in case of DC.



## **Renesas LSIs**

Sumbel	Baramatar	C	ndition	Lin	Unit	
Symbol	Parameter	Co	naition	Min	Мах	Unit
Vdd	Power Supply Voltage			3.135	3.465	V
		Output Open $VI \leq VIL$ or $VI \geq VIH$ 7 $ZZ \leq VIL$ 7deselected6 $VI \leq VIL$ or $VI \geq VIH$ 7 $ZZ \leq VIL$ 7Device deselected; O $VI \leq VSS + 0.2V$ or $VI \geq VI$ CLK frequency=0Hz,Snooze mode $ZZ \geq VDDQ-0.2V$ , LBO#Device selected;0Output Open6CKE# $\geq VIH$ 7VI \leq VSS + 0.2V or7		3.135	3.465	
Vddq	I/O Buffer Power Supply Voltage			2.375	2.625	V
<b>N</b> (		VDDQ = 3.135~3.46	65V	2.0	\/	.,
Vih	High-level Input Voltage	VDDQ = 2.375~2.62	25V	1.7	VDDQ+0.3"	V
.,		VDDQ = 3.135~3.46	65V	0.0*	0.8	
VIL	Low-level Input Voltage	VDDQ = 2.375~2.62	25V	-0.3*	0.7	V
Vон	High-level Output Voltage	Іон = -2.0mA		VDDQ-0.4		V
Vol	Low-level Output Voltage	IoL = 2.0mA			0.4	V
	Input Leakage Current except ZZ and LBO#	VI = 0V ~ VDDQ			10	
ILI	Input Leakage Current of LBO#	VI = 0V ~ VDDQ			100	μA
	Input Leakage Current of ZZ	VI = 0V ~ VDDQ			100	
Ilo	Off-state Output Current	VI (G#) ≥ VIH, Vo =	: 0V ~ Vddq		10	μA
1004	Outr		6.0ns cycle(167MHz)		380	
ICC1	Power Supply Current : Operating		7.5ns cycle(133MHz)		350	mA
1000			6.0ns cycle(167MHz)		160	
ICC2	Power Supply Current : Deselected		7.5ns cycle(133MHz)		3.465 2.625 VDDQ+0.3* 0.8 0.7 0.4 10 100 100 100 100 380 350	mA
Іссз	CMOS Standby Current (CLK stopped standby mode)	Vi≤Vss+0.2V or Vi	≥VDDQ-0.2V		30	mA
ICC4	Snooze Mode Standby Current	Snooze mode			30	mA
	Stall Current	Output Open	6.0ns cycle(167MHz)		130	m^
ICC5	Stall Current		7.5ns cycle(133MHz)		120	mA

DC FLECTRICAL CHARACTERISTICS (Ta-0~70°C, VDD-3 135~3 465V, unless otherwise poted)

Note17.\*VILmin is -1.0V and VIH max is VDDQ+1.0V in case of AC(Pulse width≤2ns).

Note18."Device Deselected" means device is in power-down mode as defined in the truth table.



## Renesas LSIs

### CAPACITANCE

Symbol	Parameter	Conditions		Unit		
Symbol	Farameter	Conditions	Min	Тур	Max	Unit
Сі	Input Capacitance	VI=GND, VI=25mVrms, f=1MHz			6	pF
Со	Input / Output(DQ) Capacitance	Vo=GND, Vo=25mVrms, f=1MHz			8	pF

Note19. This parameter is sampled.

### THERMAL RESISTANCE

### 4-Layer PC board mounted (70x70x1.6mmT)

	Conditions		Unit		
Parameter	Conditions	Min	Тур	Max	Unit
hermal Resistance Junction Ambient	Air velocity=0m/sec		28		°C/W
	Air velocity=2m/sec		20		°C/W
hermal Resistance Junction to Case			6.6		°C/W
-1	hermal Resistance Junction Ambient	hermal Resistance Junction Ambient Air velocity=0m/sec Air velocity=2m/sec hermal Resistance Junction to Case	Min    hermal Resistance Junction Ambient  Air velocity=0m/sec    Air velocity=2m/sec    hermal Resistance Junction to Case	Min      Typ        hermal Resistance Junction Ambient      Air velocity=0m/sec      28        Air velocity=2m/sec      20        hermal Resistance Junction to Case      6.6	Min      Typ      Max        hermal Resistance Junction Ambient      Air velocity=0m/sec      28      28        Air velocity=2m/sec      20      20      20        hermal Resistance Junction to Case      6.6      20      20

Note20. This parameter is sampled.

#### AC ELECTRICAL CHARACTERISTICS (Ta=0~70°C, VDD=3.135~3.465V, unless otherwise noted) (1)MEASUREMENT CONDITION

Input rise and fall times ..... faster than or equal to 1V/ns Output reference levels ......VIH=VIL=0.5\*VDDQ Output load ..... Fig.1




Fig.1 Output load




Fig.2 Tdly measurement

Fig.3 Tri-State measurement

Note21. Valid Delay Measurement is made from the VDDQ/2 on the input waveform to the VDDQ/2 on the output waveform. Input waveform should have a slew rate of faster than or equal to 1V/ns.

Note22.Tri-state toff measurement is made from the VDDQ/2 on the input waveform to the output waveform moving 20% from its initial to final Value VDDQ/2.

Note: the initial value is not VoL or VoH as specified in DC ELECTRICAL CHARACTERISTICS table.

Note23. Tri-state ton measurement is made from the VDDQ/2 on the input waveform to the output waveform moving 20% from its initial Value VDDQ/2 to its final Value.

Note: the final value is not VoL or VOH as specified in DC ELECTRICAL CHARACTERISTICS table.

Note24.Clocks, Data, Address and control signals will be tested with a minimum input slew rate of faster than or equal to 1V/ns.



### Renesas LSIs M5M5V5636GP –16,13 18874368-BIT(524288-WORD BY 36-BIT) NETWORK SRAM

Limits 167MHz 133MHz Symbol Unit Parameter -16 -13 Min Max Min Max Clock 7.5 tкнкн Clock cycle time 6.0 ns 2.7 3.0 **t**KHKL Clock HIGH time ns 2.7 3.0 **t**KLKH Clock LOW time ns Output times **t**KHQV Clock HIGH to output valid 3.8 4.2 ns 1.5 1.5 **tKHQX** Clock HIGH to output invalid ns 1.5 Clock HIGH to output in LOW-Z 1.5 tKHQX1 ns **t**KHQZ Clock HIGH to output in High-Z 1.5 3.8 1.5 4.2 ns 3.8 4.2 tGLQV G# to output valid ns 0.0 0.0 tGLQX1 G# to output in Low-Z ns G# to output in High-Z 3.8 4.2 **t**GHQZ ns Setup Times 1.2 **t**AVKH Address valid to clock HIGH 1.2 ns CKE# valid to clock HIGH 1.2 1.2 tckeVKH ns 1.2 ADV valid to clock HIGH 1.2 tadvVKH ns 1.2 1.2 **t**WVKH Write valid to clock HIGH ns tв∨кн Byte write valid to clock HIGH (BWa#~BWd#) 1.2 1.2 ns Enable valid to clock HIGH (E1#,E2,E3#) 1.2 1.2 tE∨KH ns 1.2 1.2 Data In valid clock HIGH **t**DVKH ns Hold Times Clock HIGH to Address don't care 0.8 0.8 **t**KHAX ns **t**KHckeX Clock HIGH to CKE# don't care 0.8 0.8 ns Clock HIGH to ADV don't care 0.8 0.8 **t**KHadvX ns **t**KHWX Clock HIGH to Write don't care 0.8 0.8 ns Clock HIGH to Byte Write don't care **t**KHBX 0.8 0.8 ns (BWa#~BWb#) **t**KHEX Clock HIGH to Enable don't care (E1#,E2,E3#) 0.8 0.8 ns **t**KHDX Clock HIGH to Data In don't care 0.8 0.8 ns ΖZ tzzs ZZ standby 2\*tкнкн 2\*tкнкн ns ZZ recovery tzzrec 2\*tкнкн 2\*tKHKH ns

#### (2)TIMING CHARACTERISTICS

Note25.All parameter except tzzs, tzzREC in this table are measured on condition that ZZ=LOW fix.


Note26.Test conditions is specified with the output loading shown in Fig.1 unless otherwise noted.

Note27. tkHQX1, tkHQZ, tGLQX1, tGHQZ are sampled.

Note28.LBO# is static and must not change during normal operation.




### (3)READ TIMING



Note29.Q(An) refers to output from address An. Q(An+1) refers to output from the next internal burst address following An. Note30. E# represents three signals. When E# is LOW, it represents E1# is LOW, E2 is HIGH and E3# is LOW. Note31.ZZ is fixed LOW.




### (4)WRITE TIMING



Note32.Q(An) refers to output from address An. Q(An+1) refers to output from the next internal burst address following An. Note33. E# represents three signals. When E# is LOW, it represents E1# is LOW, E2 is HIGH and E3# is LOW. Note34.ZZ is fixed LOW.



### (5)READ/WRITE TIMING




Note35.Q(An) refers to output from address An. Q(An+1) refers to output from the next internal burst address following An. Note36. E# represents three signals. When E# is LOW, it represents E1# is LOW, E2 is HIGH and E3# is LOW. Note37.ZZ is fixed LOW.



## 

## (6)SNOOZE MODE TIMING






## 

### PACKAGE OUTLINE

Plastic 100pin 14x20 mm body



Note38. Dimensions \*1 and \*2 don't include mold flash. Note39 Dimension \*3 doesn't include trim off set. Note40.All dimensions in millimeters.



### Renesas LSIs M5M5V5636GP –16,13 18874368-BIT(524288-WORD BY 36-BIT) NETWORK SRAM

**REVISION HISTORY** Rev. No. History Date 0.0 First revision June 4, 2001 Advanced Information Fixed WRITE TRUTH TABLE 0.1 July 16, 2001 Advanced Information 0.2 Fixed Note8,13 and 14 March 28, 2002 Advanced Information Add -13(133MHz) 0.3 Fixed THERMAL RESISTANCE July 5, 2002 Preliminary Preliminary DC ELECTRICAL CHARACTERISTICS Changed VIH limit from 0.65VDDQ to 2.0 at 3.3V VDDQ Changed VIH limit from 0.65VDDQ to 1.7 at 2.5V VDDQ Changed VIL limit from 0.35VDDQ to 0.8 at 3.3V VDDQ Changed VIL limit from 0.35VDDQ to 0.7 at 2.5V VDDQ Changed ICC1 limit from 340mA to 380mA at 167MHz(-16) Changed ICC1 limit from 320mA to 350mA at 133MHz(-13) Changed ICC2 limit from 90mA to 160mA at 167MHz(-16) 0.4 Changed ICC2 limit from 80mA to 130mA at 133MHz(-13) August 6, 2002 Preliminary Changed ICC5 limit from 45mA to 130mA at 167MHz(-16) Changed ICC5 limit from 40mA to 120mA at 133MHz(-13) AC ELECTRICAL CHARACTERISTICS Changed tKHKL limit from 2.0ns to 2.7ns at 167MHz(-16) Changed tKLKH limit from 2.0ns to 2.7ns at 167MHz(-16) Changed tKHQX limit from 0.8ns to 1.5ns Changed tKHQX1 limit from 0.8ns to 1.5ns Changed tKHQZ limit from 0.8ns to 1.5ns 0.5 DC ELECTRICAL CHARACTERISTICS Changed ILI limit from 10uA to 100uA (Input Leakage Current of ZZ and LBO#) Preliminary January 14, 2003 Changed Icc3 and Icc4 limit from 20mA to 30mA (Standby Current) The semiconductor operations of HITACHI and MITSUBISHI Electric were transferred to RENESAS Technology Corporation on April 1st 2003. AC ELECTRICAL CHARACTERISTICS 1.0 August 1, 2003 Preliminary Changed all Setup times from 1.5ns to 1.2ns at 167MHz(-16). Changed all Hold times from 0.5ns to 0.8ns at 167MHz(-16). Changed all Setup times from 1.5ns to 1.2ns at 133MHz(-13). Changed all Hold times from 0.5ns to 0.8ns at 133MHz(-13).



# RenesasTechnologyCorp.

Nippon Bldg.,6-2,Oteamchi 2-chome,Chiyoda-ku,Tokyo,100-0004 Japan

Keep safety first in your circuit designs!

Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflamm material or (iii) prevention against any malfunction or mishap. miconductors may lead to

#### Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
- Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- Kenesas lechnology Corporation assumes no responsibility for any damage, or intringement of any third-party's nghts, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
  All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information no products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
  Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
  Please also pay attention to information published by Renesas Technology Corporation assumes no responsibility for any damage, liability or any damage, liability or any damage, liability or other use in a device or system that is used under circumstances in which human life is potentially at taske. Please contact Renesas Technology Corporation assumes no responsibility for any damage, liability or any damage, liability or other loss resulting from the information contained in these materials.
  Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained in these materials.
  Renesas Technology Corporation assumes no responsibility for any damage, liability or any damage, liability or other loss resulting from the information contained in these material

REJ03C0074 © 2003 Renesas Technology Corp. New publication, effective August 2003. Specifications subject to change without notice.

