

1. Overview

The M32C/81 is a single-chip microcomputer that utilizes high-performance silicon gate CMOS technology with the M32C/80 series CPU core. The M32C/81 group is available in 144-pin and 100-pin plastic molded QFP/LQFP packages.

With a 16-Mbyte address space, this microcomputer combines advanced instruction manipulation capabilities to process complex instructions by less bytes and execute instructions at higher speed.

It incorporates a multiplier and DMAC adequate for office automation, communication devices and industrial equipments and other high-speed processing applications.

1.1 Applications

Audio, cameras, office equipment, communications equipment, portable equipment, etc.

Specifications written in this manual are believed to be accurate, but are not guaranteed to be entirely free of error.

Specifications in this manual may be changed for functional or performance improvements. Please make sure your manual is the latest edition.

1.2 Difference between the M32C/81 Group and the M32C/83 Group

The M32C/81 group microcomputer has less peripheral functions than the M32C/83 group microcomputer. The intelligent I/O group 3 and the A-D1 converter are not provided in the M32C/81 group. Interrupt requests, and as a result interrupts, DMAC, and DMACII, caused by intelligent I/O group 3 are not available in the M32C/81 group. However, the A-D1 conversion interrupt is generated in place of the A-D0 conversion interrupt when input voltage applied to AN00 to AN07, AN20 to AN27, AN150 to AN157 pins are converted.

1.3 Performance Outline

Tables 1.1 and 1.2 list performance outlines of the M32C/81 group.

Table 1.1 M32C/81 Group Performance (144-Pin Package)

Item		Performance
CPU	Basic instructions	108 instructions
	Shortest instruction execution time	31.3 ns ($f(BCLK)=32$ MHz, $V_{CC}=4.2$ V to 5.5 V) 50ns ($f(BCLK)=20$ MHz, $V_{CC}=3.0$ V to 5.5 V)
	Operation mode	Single-chip, memory expansion and microprocessor modes
	Address space	16 Mbytes
	Memory capacity	See Table 1.3.
Peripheral function	Port	123 I/O pins and 1 input pin
	Multifunction timer	Timer A: 16 bits x 5 channels, Timer B: 16 bits x 6 channels Three-phase motor control circuit
	Intelligent I/O	Time measurement function: 16 bits x 12 channels Waveform generating function: 16 bits x 20 channels Communication function (Clock synchronous serial I/O, Clock asynchronous serial I/O, HDLC data processing, Clock synchronous variable length serial I/O, IEBus ⁽¹⁾)
	Serial I/O	5 channels Clock synchronous serial I/O, Clock asynchronous serial I/O, IEBus ⁽¹⁾ , I ² C bus ⁽²⁾
	CAN module	1 channel Supporting CAN 2.0B specification
	A-D converter	10-bit A-D converter: 1 circuit, 34 channels
	D-A converter	8-bit x 2 channels
	DMAC	4 channels
	DMAC II	Can be activated by all peripheral function interrupt factors Immediate transfer, calculation transfer and chain transfer functions
	DRAMC	CAS-before-RAS refresh, self-refresh, EDO, FP
	CRC calculation circuit	CRC-CCITT
	X-Y converter	16 bits X 16 bits
	Watchdog timer	15 bits x 1 channel (with prescaler)
	Interrupt	42 internal and 8 external sources, 5 software sources Interrupt priority level: 7
Electric characteristics	Clock generating circuit	4 circuits Main clock oscillation circuit(*), sub clock oscillation circuit(*), ring oscillator, PLL frequency synthesizer (*)Oscillation circuits include an internal feedback resistor and external ceramic resonator/crystal oscillator.
	Oscillator stop detect function	Main clock oscillator stop detect function
Operating ambient temperature	Supply voltage	4.2 V to 5.5 V ($f(BCLK)=32$ MHz) 3.0 V to 5.5 V ($f(BCLK)=20$ MHz, through VDC) 3.0 V to 3.6 V ($f(BCLK)=20$ MHz, not through VDC)
	Power consumption	28 mA ($V_{CC}=5$ V, $f(BCLK)=32$ MHz) 17 mA ($V_{CC}=3.3$ V, $f(BCLK)=20$ MHz) 470 μ A ($V_{CC}=5$ V, $f(XCIN)=32$ kHz, in wait mode) 340 μ A ($V_{CC}=3.3$ V, $f(XCIN)=32$ kHz, through VDC in wait mode) 5.0 μ A ($V_{CC}=3.3$ V, $f(XCIN)=32$ kHz, not through VDC in wait mode) 0.4 μ A ($V_{CC}=5$ V, $f(XCIN)=32$ kHz, in stop mode) 0.4 μ A ($V_{CC}=3.3$ V, $f(XCIN)=32$ kHz, in stop mode)
Package		144-pin plastic mold QFP

NOTES:

1. IEBus is a trademark of NEC Electronics Corporation.
2. I²C bus is a trademark of Koninklijke Philips Electronics N. V.

All options are on a request basis.

Table 1.2 M32C/81 Group Performance (100-Pin Package)

Item		Performance
CPU	Basic instructions	108 instructions
	Shortest instruction execution time	31.3 ns ($f(BCLK)=32$ MHz, $V_{CC}=4.2$ V to 5.5 V) 50ns ($f(BCLK)=20$ MHz, $V_{CC}=3.0$ V to 5.5 V)
	Operation mode	Single-chip, memory expansion and microprocessor modes
	Address space	16 Mbytes
	Memory capacity	See Table 1.3.
Peripheral function	Port	87 I/O pins and 1 input pin
	Multifunction timer	Timer A: 16 bits x 5 channels, Timer B: 16 bits x 6 channels Three-phase motor control circuit
	Intelligent I/O	Time measurement function: 16 bits x 5 channels Waveform generating function: 16 bits x 8 channels Communication function (Clock synchronous serial I/O, Clock asynchronous serial I/O, HDLC data processing, Clock synchronous variable length serial I/O, IEBus ⁽¹⁾)
	Serial I/O	5 channels Clock synchronous serial I/O, Clock asynchronous serial I/O, IEBus ⁽¹⁾ , I ² C bus ⁽²⁾
	CAN module	1 channel Supporting CAN 2.0B specification
	A-D converter	10-bit A-D converter: 1 circuit, 26 channels
	D-A converter	8-bit x 2 channels
	DMAC	4 channels
	DMAC II	Can be activated by all peripheral function interrupt factors Immediate transfer, calculation transfer and chain transfer functions
	DRAMC	CAS-before-RAS refresh, self-refresh, EDO, FP
	CRC calculation circuit	CRC-CCITT
	X-Y converter	16 bits X 16 bits
	Watchdog timer	15 bits x 1 channel (with prescaler)
	Interrupt	42 internal and 8 external sources, 5 software sources Interrupt priority level: 7
	Clock generating circuit	4 circuits Main clock oscillation circuit(*), sub clock oscillation circuit(*), ring oscillator, PLL frequency synthesizer (*)Oscillation circuits include an internal feedback resistor and external ceramic resonator/crystal oscillator.
	Oscillator stop detect function	Main clock oscillator stop detect function
Electric characteristics	Supply voltage	4.2 V to 5.5 V ($f(XIN)=32$ MHz) 3.0 V to 5.5 V ($f(XIN)=20$ MHz, through VDC) 3.0 V to 3.6 V ($f(XIN)=20$ MHz, not through VDC)
	Power consumption	28 mA ($V_{CC}=5$ V, $f(BCLK)=32$ MHz) 17 mA ($V_{CC}=3.3$ V, $f(BCLK)=20$ MHz) 470 μ A ($V_{CC}=5$ V, $f(XCIN)=32$ kHz, in wait mode) 340 μ A ($V_{CC}=3.3$ V, $f(XCIN)=32$ kHz, through VDC in wait mode) 5.0 μ A ($V_{CC}=3.3$ V, $f(XCIN)=32$ kHz, not through VDC in wait mode) 0.4 μ A ($V_{CC}=5$ V, $f(XCIN)=32$ kHz, in stop mode) 0.4 μ A ($V_{CC}=3.3$ V, $f(XCIN)=32$ kHz, in stop mode)
Operating ambient temperature		-20 to 85°C, -40 to 85°C (option)
Package		100-pin plastic mold QFP

NOTES:

- IEBus is a trademark of NEC Electronics Corporation.
- I²C bus is a trademark of Koninklijke Philips Electronics N. V.

All options are on a request basis.

1.4 Block Diagram

Figure 1.1 shows a block diagram of the M32C/81 group microcomputer.

The M32C/81 group microcomputer contains ROM and RAM as memory to store instructions and data, CPU to execute calculations and peripheral functions such as interrupt, timer, serial I/O, DMAC, CRC calculation circuit, A-D converter, D-A converter, DRAMC, intelligent I/O and ports.




Figure 1.1 M32C/81 Group Block Diagram

1.5 Product Information

Renesas plans to release the following products in the M32C/81 group:

- (1) Support for the masked ROM version
- (2) ROM/RAM capacity
- (3) Package

100P6S-A : Plastic molded QFP

100P6Q-A : Plastic molded QFP

144P6Q-A : Plastic molded QFP




Figure 1.2 ROM/RAM Capacity

Table 1.3 M32C/81 Group

As of September, 2003

Type number	ROM capacity	RAM capacity	Package type	Remarks
M30810MC-XXXFP (D)	128 Kbytes	10 Kbytes	100P6S-A	Masked ROM
M30810MC-XXXGP (D)			100P6Q-A	
M30812MC-XXXGP (D)			144P6Q-A	
M3081LMC-XXXFP (D)		12 Kbytes	100P6S-A	
M3081LMC-XXXGP (D)			100P6Q-A	
M3081NMC-XXXGP (D)			144P6Q-A	

(D): Under development




Figure 1.3 Product Numbering System

1.6 Pin Assignments

Figures 1.4 to 1.6 show pin assignments (top view).




Figure 1.4 Pin Assignment for 144-Pin Package

Table 1.4 Pin Characteristics for 144-Pin Package

Pin No	Control pin	Port	Interrupt pin	Timer pin	UART/CAN pin	Intelligent I/O pin	Analog pin	Bus control pin
1		P96			TxD4/SDA4/SRx4D4		ANEX1	
2		P95			CLK4		ANEX0	
3		P94		TB4IN	CTS4/RTS4/SS4		DA1	
4		P93		TB3IN	CTS3/RTS3/SS3		DA0	
5		P92		TB2IN	TxD3/SDA3/SRx3D3	OUTC20/IEOUT/ISTxD2		
6		P91		TB1IN	RxD3/SCL3/STxD3	IEIN/ISRxD2		
7		P90		TB0IN	CLK3			
8		P146						
9		P145						
10		P144						
11		P143				INPC17/OUTC17		
12		P142				INPC16/OUTC16		
13		P141				OUTC15		
14		P140				OUTC14		
15	BYTE							
16	CNVss							
17	X _{CIN} /V _{CONT}	P87						
18	X _{COUT}	P86						
19	<u>RESET</u>							
20	X _{OUT}							
21	V _{SS}							
22	X _{IN}							
23	V _{CC}							
24		P85	NMI					
25		P84	INT2					
26		P83	INT1		CANIN			
27		P82	INT0		CANOUT			
28		P81		TA4IN/Ū				
29		P80		TA4OUT/U		INPC02/ISRxD0/BE0IN		
30		P77		TA3IN	CANIN	INPC01/OUTC01/ISCLK0		
31		P76		TA3OUT	CANOUT	INPC00/OUTC00/ISTxD0/BE0OUT		
32		P75		TA2IN/Ū		INPC12/OUTC12/ISRxD1/BE1IN		
33		P74		TA2OUT/W		INPC11/OUTC11/ISCLK1		
34		P73		TA1IN/Ū	CTS2/RTS2/SS2	OUTC10/ISTxD1/BE1OUT		
35		P72		TA1OUT/V	CLK2			
36		P71		TB5IN/TA0IN	RxD2/SCL2/STxD2	OUTC22/ISRxD2/IEIN		
37		P70		TA0OUT	TxD2/SDA2/SRx2D2	OUTC20/ISTxD2/IEOUT		
38		P67			TxD1/SDA1/SRx1D1			
39	V _{CC}							
40		P66			RxD1/SCL1/STxD1			
41	V _{SS}							
42		P65			CLK1			
43		P64			CTS1/RTS1/SS1	OUTC21/ISCLK2		
44		P63			TxD0/SDA0/SRx0D0			
45		P62			RxD0/SCL0/STxD0			
46		P61			CLK0			
47		P60			CTS0/RTS0/SS0			
48		P137				OUTC27		

Table 1.4 Pin Characteristics for 144-Pin Package (Continued)

Pin No	Control pin	Port	Interrupt pin	Timer pin	UART/CAN pin	Intelligent I/O pin	Analog pin	Bus control pin
49		P136				OUTC21/ISCLK2		
50		P135				OUTC22/ISRxD2/IEN		
51		P134				OUTC20/ISTxD2/IEOUT		
52		P57						RDY
53		P56						ALE/RAS
54		P55						HOLD
55		P54						HLDA/ALE
56		P133				OUTC23		
57	Vss							
58		P132				OUTC26		
59	Vcc							
60		P131				OUTC25		
61		P130				OUTC24		
62		P53						CLKOUT/BCLK/ALE
63		P52						RD/DW
64		P51						WRH/BHE/CASH
65		P50						WRL/WR/CASL
66		P127						
67		P126						
68		P125						
69		P47						CS0/A23
70		P46						CS1/A22
71		P45						CS2/A21
72		P44						CS3/A20(MA12)
73		P43						A19(MA11)
74	Vcc							
75		P42						A18(MA10)
76	Vss							
77		P41						A17(MA9)
78		P40						A16(MA8)
79		P37						A15(MA7)(/D15)
80		P36						A14(MA6)(/D14)
81		P35						A13(MA5)(/D13)
82		P34						A12(MA4)(/D12)
83		P33						A11(MA3)(/D11)
84		P32						A10(MA2)(/D10)
85		P31						A9(MA1)(/D9)
86		P124						
87		P123						
88		P122						
89		P121						
90		P120						
91	Vcc							
92		P30						A8(MA0)(/D8)
93	Vss							
94		P27					AN27	A7(/D7)
95		P26					AN26	A6(/D6)
96		P25					AN25	A5(/D5)

Table 1.4 Pin Characteristics for 144-Pin Package (Continued)

Pin No	Control pin	Port	Interrupt pin	Timer pin	UART/CAN pin	Intelligent I/O pin	Analog pin	Bus control pin
97		P24					AN24	A4(/D4)
98		P23					AN23	A3(/D3)
99		P22					AN22	A2(/D2)
100		P21					AN21	A1(/D1)
101		P20					AN20	A0(/D0)
102		P17	<u>INT5</u>					D15
103		P16	<u>INT4</u>					D14
104		P15	<u>INT3</u>					D13
105		P14						D12
106		P13						D11
107		P12						D10
108		P11						D9
109		P10						D8
110		P07					AN07	D7
111		P06					AN06	D6
112		P05					AN05	D5
113		P04					AN04	D4
114		P114						
115		P113			OUTC13			
116		P112			INPC12/OUTC12/ISRxD1/BE1IN			
117		P111			INPC11/OUTC11/ISCLK1			
118		P110			OUTC10/ISTxD1/BE1OUT			
119		P03					AN03	D3
120		P02					AN02	D2
121		P01					AN01	D1
122		P00					AN00	D0
123		P157			INPC07		AN157	
124		P156			INPC06		AN156	
125		P155			INPC05/OUTC05		AN155	
126		P154			INPC04/OUTC04		AN154	
127		P153			INPC03		AN153	
128		P152			INPC02/ISRxD0/BE0IN		AN152	
129		P151			INPC01/OUTC01/ISCLK0		AN151	
130	Vss							
131		P150			INPC00/OUTC00/ISTxD0/BE0OUT		AN150	
132	Vcc							
133		P107	<u>KI3</u>				AN7	
134		P106	<u>KI2</u>				AN6	
135		P105	<u>KI1</u>				AN5	
136		P104	<u>KI0</u>				AN4	
137		P103					AN3	
138		P102					AN2	
139		P101					AN1	
140	AVss							
141		P100					AN0	
142	VREF							
143	AVCC							
144		P97			RxD4/SCL4/STxD4		<u>ADTRG</u>	




Figure 1.5 Pin assignment for 100-Pin Package




Figure 1.6 Pin Assignment for 100-Pin Package

Table 1.5 Pin Characteristics for 100-Pin Package

Package Pin No	Control pin	Port	Interrupt pin	Timer pin	UART/CAN pin	Intelligent I/O pin	Analog pin	Bus control pin
FP	GP							
1	99	P96			TxD4/SDA4/SRx4D4		ANEX1	
2	100	P95			CLK4		ANEX0	
3	1	P94		TB4IN	CTS4/RTS4/SS4		DA1	
4	2	P93		TB3IN	CTS3/RTS3/SS3		DA0	
5	3	P92		TB2IN	TxD3/SDA3/SRx3D3	OUTC20/I _E OUT/ISTxD2		
6	4	P91		TB1IN	RxD3/SCL3/STx3D3	I _E IN/ISRxD2		
7	5	P90		TB0IN	CLK3			
8	6	BYTE						
9	7	CNVSS						
10	8	X _{CIN} /V _{CONT}	P87					
11	9	X _{COUT}	P86					
12	10	RESET						
13	11	X _{OUT}						
14	12	V _{SS}						
15	13	X _{IN}						
16	14	V _{CC}						
17	15	P85	NMI					
18	16	P84	INT2					
19	17	P83	INT1		CANIN			
20	18	P82	INT0		CANOUT			
21	19	P81	TA4IN/Ü					
22	20	P80	TA4OUT/U			INPC02/ISRxD0/BE0IN		
23	21	P77	TA3IN	CANIN		INPC01/OUTC01/ISCLK0		
24	22	P76	TA3OUT	CANOUT		INPC00/OUTC00/ISTxD0/BE0OUT		
25	23	P75	TA2IN/W			INPC12/OUTC12/ISRxD1/BE1IN		
26	24	P74	TA2OUT/W			INPC11/OUTC11/ISCLK1		
27	25	P73	TA1IN/V	CTS2/RTS2/SS2		OUTC10/ISTxD1/BE1OUT		
28	26	P72	TA1OUT/V	CLK2				
29	27	P71	TB5IN/TA0IN	RxD2/SCL2/STx2D2		OUTC22/ISRxD2/I _E IN		
30	28	P70	TA0OUT	TxD2/SDA2/SRx2D2		OUTC20/ISTxD2/I _E OUT		
31	29	P67		TxD1/SDA1/SRx1D1				
32	30	P66		RxD1/SCL1/STx1D1				
33	31	P65		CLK1				
34	32	P64		CTS1/RTS1/SS1		OUTC21/ISCLK2		
35	33	P63		TxD0/SDA0/SRx0D0				
36	34	P62		RxD0/SCL0/STx0D0				
37	35	P61		CLK0				
38	36	P60		CTS0/RTS0/SS0				
39	37	P57					RDY	
40	38	P56					ALE/RAS	
41	39	P55					HOLD	
42	40	P54					HLD _A /ALE	
43	41	P53					CLK _{out} /BCLK/ALE	
44	42	P52					RD/DW	
45	43	P51					WRH/BHE/CASH	
46	44	P50					WRL/WR/CASL	
47	45	P47					CS0/A ₂₃	
48	46	P46					CS1/A ₂₂	
49	47	P45					CS2/A ₂₁	
50	48	P44					CS3/A ₂₀ (MA ₁₂)	

Table 1.5 Pin Characteristics for 100-Pin Package (Continued)

Package pin No	Control pin	Port	Interrupt pin	Timer pin	UART/CAN pin	Intelligent I/O pin	Analog pin	Bus control pin
FP	GP							
51	49	P4 ₃						A19(MA11)
52	50	P4 ₂						A18(MA10)
53	51	P4 ₁						A17(MA9)
54	52	P4 ₀						A16(MA8)
55	53	P3 ₇						A15(MA7)(/D15)
56	54	P3 ₆						A14(MA6)(/D14)
57	55	P3 ₅						A13(MA5)(/D13)
58	56	P3 ₄						A12(MA4)(/D12)
59	57	P3 ₃						A11(MA3)(/D11)
60	58	P3 ₂						A10(MA2)(/D10)
61	59	P3 ₁						A9(MA1)(/D9)
62	60	Vcc						
63	61	P3 ₀						A8(MA0)(/D8)
64	62	Vss						
65	63	P2 ₇					AN27	A7(/D7)
66	64	P2 ₆					AN26	A6(/D6)
67	65	P2 ₅					AN25	A5(/D5)
68	66	P2 ₄					AN24	A4(/D4)
69	67	P2 ₃					AN23	A3(/D3)
70	68	P2 ₂					AN22	A2(/D2)
71	69	P2 ₁					AN21	A1(/D1)
72	70	P2 ₀					AN20	A0(/D0)
73	71	P1 ₇	INT5					D15
74	72	P1 ₆	INT4					D14
75	73	P1 ₅	INT3					D13
76	74	P1 ₄						D12
77	75	P1 ₃						D11
78	76	P1 ₂						D10
79	77	P1 ₁						D9
80	78	P1 ₀						D8
81	79	P0 ₇					AN07	D7
82	80	P0 ₆					AN06	D6
83	81	P0 ₅					AN05	D5
84	82	P0 ₄					AN04	D4
85	83	P0 ₃					AN03	D3
86	84	P0 ₂					AN02	D2
87	85	P0 ₁					AN01	D1
88	86	P0 ₀					AN00	D0
89	87	P10 ₇	Kl ₃				AN7	
90	88	P10 ₆	Kl ₂				AN6	
91	89	P10 ₅	Kl ₁				AN5	
92	90	P10 ₄	Kl ₀				AN4	
93	91	P10 ₃					AN3	
94	92	P10 ₂					AN2	
95	93	P10 ₁					AN1	
96	94	AVss						
97	95	P10 ₀					AN0	
98	96	VREF						
99	97	AVcc						
100	98	P9 ₇			RxD4/SCL4/STxD4		ADTRG	

1.7 Pin Description

Table 1.6 Pin Description (100-Pin and 144-Pin Packages)

Symbol	Function	I/O type	Description
Vcc	Power supply input	I	Apply 3.0 to 5.5 V to the Vcc pins.
Vss		I	Apply 0 V to the Vss pin.
CNVss	CNVss	I	Switches processor mode. Connect this pin to Vss to start up in single-chip mode (memory expansion mode). Connect this pin to Vcc to start up in microprocessor mode.
RESET	Reset input	I	The microcomputer is in a reset state when applying "L" to the RESET pin.
XIN	Clock input	I	I/O pins for the main clock oscillation circuit. Connect a ceramic resonator or crystal oscillator between XIN and XOUT. To use an external clock, input the clock to XIN and leave XOUT open.
XOUT	Clock output	O	
BYTE	Input to switch external data bus width	I	Switches the data bus in external memory space 3. The data bus is 16 bits wide when the BYTE pin is held "L" and 8 bits wide when the BYTE pin is held "H". Set to either. Connect this pin to Vss when an external bus is not used.
AVcc	Analog power supply input	I	Applies power supply for the A-D converter and D-A converter. Connect this pin to Vcc.
AVss	Analog power supply input	I	Applies power supply for the A-D converter and D-A converter. Connect this pin to Vss.
VREF	Reference voltage input	I	Applies reference voltage for the A-D converter.
P00 to P07	I/O port P0	I/O	8-bit I/O ports in CMOS having a direction register to select input or output. Each pin is set as an input port or output port. An input port in single-chip mode can be set for a pull-up or for no pull-up in 4-bit unit by program. When these pins are used as bus control pins in memory expansion mode and microprocessor mode, internal pull-up resistor cannot be selected. Ports used as input ports can be set for a pull-up or for no pull-up in the modes above.
D0 to D7	Data bus	I/O	Inputs and outputs data (D0 to D7) when these pins are set as the separate bus.
AN00 to AN07	Analog input pin	I	Analog input pins for the A-D converter
P10 to P17	I/O port P1	I/O	8-bit I/O ports having equivalent functions to P0
INT3 to INT5	INT interrupt input pin	I	Input pins for the INT interrupt
D8 to D15	Data bus	I/O	Inputs and outputs data (D8 to D15) when these pins are set as the separate bus.
P20 to P27	I/O port P2	I/O	8-bit I/O ports having equivalent functions to P0
A0 to A7	Address bus	O	Outputs 8 low-order address bits (A0 to A7).
A0/D0 to A7/D7	Address bus/data bus	I/O	Inputs and outputs data (D0 to D7) and outputs 8 low-order address bits (A0 to A7) by time-sharing when these pins are set as the multiplexed bus.
AN20 to AN27	Analog input pin	I	Analog input pins for A-D converter
P30 to P37	I/O port P3	I/O	8-bit I/O ports having equivalent functions to P0
A8 to A15	Address bus	O	Outputs 8 middle-order address bits (A8 to A15).
A8/D8 to A15/D15	Address bus/data bus	I/O	Inputs and outputs data (D8 to D15) and outputs 8 middle-order address bits (A8 to A15) by time-sharing when external 16-bit data bus is set as the multiplexed bus.
MA0 to MA7	Address bus	O	Outputs row addresses and column addresses by time-sharing when accessing the DRAM area.

I : Input O : Output I/O : Input and output

Table 1.6 Pin Description (100-Pin and 144-Pin Packages) (Continued)

Symbol	Function	I/O type	Description
P40 to P47	I/O port P4	I/O	8-bit I/O ports having equivalent functions to P0
A16 to A22, A23	Address bus	O	Outputs 8 high-order address bits (A16 to A22, A23). The highest-order bit (A23) inverted is also output.
CS0 to CS3	Chip-select	O	Outputs CS0 to CS3 signals. CS0 to CS3 are chip-select signals specifying an external space.
MA8 to MA12	Address bus	O	Outputs row addresses and column addresses by time-sharing when accessing the DRAM area.
P50 to P57	I/O port P5	I/O	8-bit I/O ports having equivalent functions to P0
CLKOUT	Clock output	O	Outputs the main clock divided by 8 or divided by 32 or the clock having the same frequency as the sub clock from P53.
WRL	Bus control pin	O	Outputs WRL, WRH, (WR, BHE), RD, BCLK, HLDA and ALE signals. WRL and WRH or BHE and WR can be switched by program.
WR		O	
WRH		O	■ WRL, WRH and RD are selected
BHE		O	The WRL signal becomes "L" by writing data to an even address in an external memory space.
RD		O	The WRH signal becomes "L" by writing data to an odd address in an external memory space.
BCLK		O	The BHE signal becomes "L" by accessing an odd address.
HLDA		O	Select WR, BHE and RD for an external 8-bit data bus.
HOLD		I	The RD pin signal becomes "L" by reading data in an external memory space.
ALE		O	■ WR, BHE and RD are selected
RDY		I	The WR signal becomes "L" by writing data to an external memory space.
			The RD signal becomes "L" by reading data in an external memory space.
			The BHE signal becomes "L" by accessing an odd address.
DW	DRAM bus control pin	O	While the HOLD pin is held "L", the microcomputer is placed in a hold state.
CASL		O	In a hold state, HLDA outputs a "L" signal.
CASH		O	ALE is a signal latching the address.
RAS		O	While the RDY pin is held "L", the microcomputer is placed in a wait state.
P60 to P67	I/O port P6	I/O	8-bit I/O ports having equivalent functions to P0
CTS0, CTS1	UART pin	I	I/O pins for UART0 (P60 to P63) and UART1 (P64 to P67)
RTS0, RTS1		O	
SS0, SS1		I	
CLK0, CLK1		I/O	
RxD0, RxD1		I	
SCL0, SCL1		I/O	
STxD0, STxD1		O	
TxD0, TxD1		O	
SDA0, SDA1		I/O	
SRxD0, SRxD1		I	
ISCLK2	Intelligent I/O pin	I/O	ISCLK2 inputs and outputs the clock for the intelligent I/O communication function.
OUTC21		O	OUTC21 outputs the clock for the waveform generating function.

I : Input O : Output I/O : Input and output

Table 1.6 Pin Description (100-Pin and 144-Pin Packages) (Continued)

Symbol	Function	I/O type	Description
P70 to P77	I/O port P7	I/O	8-bit I/O ports having equivalent functions to P0 (P70 and P71 are ports for the N-channel open drain output.)
TA0OUT to TA3OUT	Timer A pin	I/O	I/O pins for timers A0 to A3
TA0IN to TA3IN		I	
TB5IN	Timer B pin	I	Input pin for timer B5
V, \bar{V}	Three-phase motor control output pin	O	V-phase output pin
W, \bar{W}		O	W-phase output pin
CTS2	UART pin	I	I/O pins for UART2
RTS2		O	
SS2		I	
CLK2		I/O	
RxD2		I	
SCL2		I/O	
STxD2		O	
TxD2		O	
SDA2		I/O	
SRxD2		I	
INPC00, INPC01	Intelligent I/O pin	I	INPC00, INPC01, INPC11 and INPC12 are input pins for the time measurement function.
INPC11, INPC12			
OUTC00, OUTC01		O	OUTC00, OUTC01, OUTC10 to OUTC12, OUTC20 and OUTC22 are output pins for the waveform generating function.
OUTC10 to OUTC12			
OUTC20, OUTC22			
ISCLK0, ISCLK1		I/O	ISCLK0 and ISCLK1 input and output the clock for the intelligent I/O communication function.
ISTxD0 to ISTxD2		O	ISRxD1, ISRxD2, IEIN and BE1IN input received data for the intelligent I/O communication function.
ISRxD1, ISRxD2		I	
IEOUT		O	ISTxD0 to ISTxD2, IEOUT, BE0OUT, and BE1OUT output transmit data for the intelligent I/O communication function.
IEIN		I	
BE0OUT		O	
BE1OUT		O	
BE1IN		I	
CAN0OUT	CAN pin	O	I/O pins for the CAN communication function
CAN0IN		I	

I : Input O : Output I/O : Input and output

Table 1.6 Pin Description (100-Pin and 144-Pin Packages) (Continued)

Symbol	Function	I/O type	Description
P80 to P84, P86, P87	I/O port P8	I/O	I/O ports having equivalent functions to P0
XCIN	Sub clock	I	I/O pins for the sub clock oscillation circuit. Connect a crystal oscillator
XCOUT		O	between XCIN and XCOUT.
VCONT	Low-pass filter connect pin for PLL frequency synthesizer pin		Connects the low-pass filter to the VCONT pin when using the PLL frequency synthesizer. Connect P86 to Vss to stabilize the PLL frequency.
TA4OUT	Timer A pin	I/O	I/O pins for timer A4
TA4IN		I	
U, \bar{U}	Three-phase motor control output pin	O	U-phase output pins
INT0 to INT2	INT interrupt input pin	I	Input pins for the INT interrupt
INPC02	Intelligent I/O pin	I	INPC02 is an input pin for the time measurement function.
ISRx0		I	ISRx0 and BE0IN input received data for the intelligent I/O communication function.
BE0IN		I	
CANOUT	CAN pin	O	I/O pins for the CAN communication function
CANIN		I	
P85/NMI	NMI interrupt input pin	I	Input pin for the NMI interrupt. Pin states can be read by the P8_5 bit in the P8 register.
P90 to P97	I/O port P9	I/O	8-bit I/O ports having equivalent functions P0. The PRCR register prevents PD9 and PS3 registers from rewriting.
TB0IN to TB4IN	Timer B pin	I	Input pins for timers B0 to B4
CTS3, CTS4	UART pin	I	I/O pins for UART3 (P90 to P93) and UART4 (P94 to P97)
RTS3, RTS4		O	
SS3, SS4		I	
CLK3, CLK4		I/O	
RxD3, RxD4		I	
SCL3, SCL4		I/O	
STxD3, STxD4		O	
TxD3, TxD4		O	
SDA3, SDA4		I/O	
SRxD3, SRxD4		I	
DA0, DA1	D-A output pin	O	Output pins for the D-A converter
ANEX0,	A-D related pin	I/O	ANEX0 is an extended analog I/O pin for the A-D converter.
ANEX1,		I	ANEX1 is an extended analog input pin for the A-D converter.
ADTRG		I	ADTRG is an A-D trigger input pin.
OUTC20	Intelligent I/O pin	O	OUTC20 is an output pin for the waveform generating function.
ISTxD2		O	ISTxD2 and IEOUT output transmit data for the intelligent I/O communication function.
IEOUT		O	
IEIN		I	ISRx0 and IEIN input received data for the intelligent I/O communication function.
ISRx2		I	
P100 to P107	I/O port P10	I/O	8-bit I/O ports having equivalent functions to P0
KI0 to KI3	Key input interrupt pin	I	Input pins for the key input interrupt
AN0 to AN7	Analog input pin	I	Analog input pins for the A-D converter

I : Input O : Output I/O : Input and output

Table 1.6 Pin Description (144-Pin Package only) (Continued)

Symbol	Function	I/O type	Description
P110 to P114	I/O port P11	I/O	5-bit I/O ports having equivalent functions to P0.
INPC11, INPC12	Intelligent I/O pin	I	INPC11 and INPC12 are input pins for the time measurement function.
OUTC10 to OUTC13		O	OUTC10 to OUTC13 are output pins for the waveform generating function.
ISCLK1		I/O	ISCLK1 inputs and outputs the clock for the intelligent I/O communication function.
ISRxD1		I	ISRxD1 and BE1IN input received data for the intelligent I/O communication function.
BE1IN		I	
ISTxD1		O	ISTxD1 and BE1OUT output transmit data for the intelligent I/O communication function.
BE1OUT		O	
P120 to P127	I/O port P12	I/O	8-bit I/O ports having equivalent functions to P0
P130 to P137	I/O port P13	I/O	8-bit I/O ports having equivalent functions to P0
OUTC20 to OUTC27	Intelligent I/O pin	O	OUTC20 to OUTC27 are output pins for the waveform generating function.
ISCLK2		I/O	ISCLK2 inputs and outputs the clock for the intelligent I/O communication function.
ISRxD2		I	ISRxD2 and IEIN input received data for the intelligent I/O communication function.
IEIN		I	
ISTxD2		O	ISTxD2 and IEOUT output transmit data for the intelligent I/O communication function.
IEOUT		O	
P140 to P146	I/O port P14	I/O	7-bit I/O ports having equivalent functions to P0
INPC16, INPC17	Intelligent I/O pin	I	INPC16 and INPC17 are input pins for the time measurement function.
OUTC14 to OUTC17		O	OUTC14 to OUTC17 are output pins for the waveform generating function.
P150 to P157	I/O port P15	I/O	8-bit I/O ports having equivalent functions to P0
INPC00 to INPC07	Intelligent I/O pin	I	INPC00 to INPC07 are input pins for the time measurement function.
OUTC00, OUTC01		O	OUTC00, OUTC01, OUTC04 and OUTC05 are output pins for the waveform generating function.
OUTC04, OUTC05		I/O	
ISCLK0		I/O	ISCLK0 inputs and outputs the clock for the intelligent I/O communication function.
ISRxD0		I	ISRxD0 and BE0IN input received data for the intelligent I/O communication function.
BE0IN		I	
ISTxD0		O	ISTxD0 and BE0OUT output transmit data for the intelligent I/O communication function.
BE0OUT		O	
AN150 to AN157	Analog input port	I	Analog input pins for the A-D converter

I : Input O : Output I/O : Input and output

2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU registers.

A register bank comprises 8 registers (R0, R1, R2, R3, A0, A1, SB and FB) out of 28 CPU registers. Two sets of register banks are provided.




Figure 2.1 CPU Register

2.1 General Register

2.1.1 Data Registers (R0, R1, R2 and R3)

R0, R1, R2 and R3 are 16-bit registers for transfer, arithmetic and logic operations. R0 and R1 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R0 can be combined with R2 to be used as a 32-bit data register (R2R0). The same applies to R3R1.

2.1.2 Address Registers (A0 and A1)

A0 and A1 are 24-bit registers for A0-/A1-indirect addressing, A0-/A1-relative addressing, transfer, arithmetic and logic operations.

2.1.3 Static Base Register (SB)

SB is a 24-bit register for SB-relative addressing.

2.1.4 Frame Base Register (FB)

FB is a 24-bit register for FB-relative addressing.

2.1.5 Program Counter (PC)

PC is 24 bits wide. It indicates an address of an instruction to be executed.

2.1.6 Interrupt Table Register (INTB)

INTB is a 24-bit register indicating a starting address of an interrupt vector table.

2.1.7 User Stack Pointer (USP), Interrupt Stack Pointer (ISP)

USP and ISP as the stack pointer are 24 bits wide. The U flag can switch USP to ISP and vice versa. Refer to "2.1.8 Flag Register (FLG)" about the U flag. Set USP and ISP to even addresses to execute an interrupt sequence efficiently.

2.1.8 Flag Register (FLG)

FLG is a 16-bit register indicating a CPU state.

2.1.8.1 Carry Flag (C)

The C flag indicates whether carry or borrow occurs after an instruction is executed.

2.1.8.2 Debug Flag (D)

The D flag is for debug only. Set to "0".

2.1.8.3 Zero Flag (Z)

The Z flag is set to "1" when the value of zero is obtained from an arithmetic calculation; otherwise "0".

2.1.8.4 Sign Flag (S)

The S flag is set to "1" when a negative value is obtained from an arithmetic calculation; otherwise "0".

2.1.8.5 Register Bank Select Flag (B)

The register bank 0 is selected when the B flag is set to "0". The register bank 1 is selected when this flag is set to "1".

2.1.8.6 Overflow Flag (O)

The O flag is set to "1" when a result of an arithmetic operation overflows; otherwise "0".

2.1.8.7 Interrupt Enable Flag (I)

The I flag enables a maskable interrupt.

An interrupt is disabled when the I flag is set to "0" and is enabled when the I flag is set to "1". The I flag is set to "0" when an interrupt is acknowledged.

2.1.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to "0". USP is selected when this flag is set to "1".

The U flag is set to "0" when a hardware interrupt is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

2.1.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide. It assigns an interrupt priority levels from level 0 to level 7.

If a requested interrupt has a greater priority than IPL, the interrupt is enabled.

2.1.8.10 Reserved Space

When writing to the reserved space, set to "0". When read, its content is indeterminate.

2.2 High-Speed Interrupt Registers

Registers associated with the high-speed interrupt are as follows.

- Flag save register (SVF)
- PC save register (SVP)
- Vector register (VCT)

2.3 DMAC-associated Registers

Registers associated with DMAC are as follows.

- DMA mode register (DMD0, DMD1)
- DMA transfer count register (DCT0, DCT1)
- DMA transfer count reload register (DRC0, DRC1)
- DMA memory address register (DMA0, DMA1)
- DMA SFR address register (DSA0, DSA1)
- DMA memory address reload register (DRA0, DRA1)

3. Memory

Figure 3.1 shows a memory map of the M32C/81 group.

The M32C/81 provides 16-Mbyte address space from addresses 00000016 to FFFFFFF16.

The internal ROM is allocated in lower addresses beginning with address FFFFFFF16. For example, a 64-Kbyte internal ROM is allocated in addresses FF000016 to FFFFFFF16.

The fixed interrupt vectors are allocated in addresses FFFFDC16 to FFFFFFF16. It stores the starting address of each interrupt routine.

The internal RAM is allocated in higher addresses beginning with address 00040016. For example, a 10-Kbyte internal RAM is allocated in addresses 00040016 to 002BFF16. Besides storing data, it becomes stacks when the subroutine is called or an interrupt is acknowledged.

The SFR is allocated in addresses 00000016 to 0003FF16. The control registers for peripheral functions such as I/O port, A-D conversion, serial I/O, timer are allocated here. All addresses, which have nothing allocated within the SFR, are reserved space and cannot be accessed by users.

The special page vectors are allocated in addresses FFFE0016 to FFFFDB16. It is used for the J MPS instruction and JSRS instruction. Refer to the Renesas publication **Software Manual** for details.

In memory expansion mode and microprocessor mode, some space are reserved and cannot be accessed by users.




Figure 3.1 Memory Map

Address	Register	Symbol	Value after RESET
000016			
000116			
000216			
000316			
000416	Processor mode register 0	PM0	1000 00002(CNVss pin ="L") 0000 00112(CNVss pin ="H")
000516	Processor mode register 1	PM1	0X00 00002
000616	System clock control register 0	CM0	0000 X0002
000716	System clock control register 1	CM1	0010 00002
000816	Wait control register	WCR	1111 11112
000916	Address match interrupt enable register	AIER	XXXX 00002
000A16	Protect register	PRCR	XXXX 00002
000B16	External data bus width control register	DS	XXXX 10002(BYTE pin ="L") XXXX 00002(BYTE pin ="H")
000C16	Main clock division register	MCD	XXX0 10002
000D16	Oscillation stop detect register	CM2	0016
000E16	Watchdog timer start register	WDTS	XX16
000F16	Watchdog timer control register	WDC	000X XXXX2
001016			
001116	Address match interrupt register 0	RMAD0	00000016
001216			
001316			
001416			
001516	Address match interrupt register 1	RMAD1	00000016
001616			
001716	VDC control register for PLL	PLV	XXXX XX012
001816			
001916	Address match interrupt register 2	RMAD2	00000016
001A16			
001B16	VDC control register 0	VDC0	0016
001C16			
001D16	Address match interrupt register 3	RMAD3	00000016
001E16			
001F16			
002016			
002116			
002216			
002316			
002416			
002516			
002616			
002716			
002816			
002916			
002A16			
002B16			
002C16			
002D16			
002E16			
002F16			

X: Indeterminate

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Value after RESET
003016			
003116			
003216			
003316			
003416			
003516			
003716			
003816			
003916			
003A16			
003B16			
003C16			
003D16			
003E16			
003F16			
004016	DRAM control register	DRAMCONT	XX16
004116	DRAM refresh interval set register	REFCNT	XX16
004216			
004316			
004416			
004516			
004616			
004716			
004816			
004916			
004A16			
004B16			
004C16			
004D16			
004E16			
004F16			
005016			
005116			
005216			
005316			
005416			
005516			
005616			
005716			
005816			
005916			
005A16			
005B16			
005C16			
005D16			
005E16			
005F16			

X: Indeterminate

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Value after RESET
006016			
006116			
006216			
006316			
006416			
006516			
006616			
006716			
006816	DMA0 interrupt control register	DM0IC	XXXX X0002
006916	Timer B5 interrupt control register	TB5IC	XXXX X0002
006A16	DMA2 interrupt control register	DM2IC	XXXX X0002
006B16	UART2 receive /ACK interrupt control register	S2RIC	XXXX X0002
006C16	Timer A0 interrupt control register	TA0IC	XXXX X0002
006D16	UART3 receive /ACK interrupt control register	S3RIC	XXXX X0002
006E16	Timer A2 interrupt control register	TA2IC	XXXX X0002
006F16	UART4 receive /ACK interrupt control register	S4RIC	XXXX X0002
007016	Timer A4 interrupt control register	TA4IC	XXXX X0002
007116	UART0/UART3 bus conflict detect interrupt control register	BCN0IC/BCN3IC	XXXX X0002
007216	UART0 receive/ACK interrupt control register	S0RIC	XXXX X0002
007316	A-D0 conversion interrupt control register	AD0IC	XXXX X0002
007416	UART1 receive/ACK interrupt control register	S1RIC	XXXX X0002
007516	Intelligent I/O interrupt control register 0	IIO0IC	XXXX X0002
007616	Timer B1 interrupt control register	TB1IC	XXXX X0002
007716	Intelligent I/O interrupt control register 2	IIO2IC	XXXX X0002
007816	Timer B3 interrupt control register	TB3IC	XXXX X0002
007916	Intelligent I/O interrupt control register 4	IIO4IC	XXXX X0002
007A16	INT5 interrupt control register	INT5IC	XX00 X0002
007B16	Intelligent I/O interrupt control register 6	IIO6IC	XXXX X0002
007C16	INT3 interrupt control register	INT3IC	XX00 X0002
007D16	Intelligent I/O interrupt control register 8	IIO8IC	XXXX X0002
007E16	INT1 interrupt control register	INT1IC	XX00 X0002
007F16	Intelligent I/O interrupt control register 10/ CAN interrupt 1 control register	IIO10IC CAN1IC	XXXX X0002
008016			
008116	Intelligent I/O interrupt control register 11/ CAN interrupt 2 control register	IIO11IC CAN2IC	XXXX X0002
008216			
008316			
008416			
008516			
008616	A-D1 conversion interrupt control register	AD1IC	XXXX X0002
008716			
008816	DMA1 interrupt control register	DM1IC	XXXX X0002
008916	UART2 transmit /NACK interrupt control register	S2TIC	XXXX X0002
008A16	DMA3 interrupt control register	DM3IC	XXXX X0002
008B16	UART3 transmit /NACK interrupt control register	S3TIC	XXXX X0002
008C16	Timer A1 interrupt control register	TA1IC	XXXX X0002
008D16	UART4 transmit /NACK interrupt control register	S4TIC	XXXX X0002
008E16	Timer A3 interrupt control register	TA3IC	XXXX X0002
008F16	UART2 bus conflict detect interrupt control register	BCN2IC	XXXX X0002

X: Indeterminate

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Value after RESET
009016	UART0 transmit /NACK interrupt control register	S0TIC	XXXX X0002
009116	UART1/UART4 bus conflict detect interrupt control register	BCN1IC/BCN4IC	XXXX X0002
009216	UART1 transmit/NACK interrupt control register	S1TIC	XXXX X0002
009316	Key input interrupt control register	KUPIC	XXXX X0002
009416	Timer B0 interrupt control register	TB0IC	XXXX X0002
009516	Intelligent I/O interrupt control register 1	IIO1IC	XXXX X0002
009616	Timer B2 interrupt control register	TB2IC	XXXX X0002
009716	Intelligent I/O interrupt control register 3	IIO3IC	XXXX X0002
009816	Timer B4 interrupt control register	TB4IC	XXXX X0002
009916	Intelligent I/O interrupt control register 5	IIO5IC	XXXX X0002
009A16	INT4 interrupt control register	INT4IC	XX00 X0002
009B16	Intelligent I/O interrupt control register 7	IIO7IC	XXXX X0002
009C16	INT2 interrupt control register	INT2IC	XX00 X0002
009D16	Intelligent I/O interrupt control register 9/ CAN interrupt 0 control register	IIO9IC CAN0IC	XXXX X0002
009E16	INT0 interrupt control register	INT0IC	XX00 X0002
009F16	Exit priority control register	RLVL	XXXX 00002
00A016	Interrupt request register 0	IIO0IR	0000 000X2
00A116	Interrupt request register 1	IIO1IR	0000 000X2
00A216	Interrupt request register 2	IIO2IR	0000 000X2
00A316	Interrupt request register 3	IIO3IR	0000 000X2
00A416	Interrupt request register 4	IIO4IR	0000 000X2
00A516	Interrupt request register 5	IIO5IR	0000 000X2
00A616	Interrupt request register 6	IIO6IR	0000 000X2
00A716	Interrupt request register 7	IIO7IR	0000 000X2
00A816	Interrupt request register 8	IIO8IR	0000 000X2
00A916	Interrupt request register 9	IIO9IR	0000 000X2
00AA16	Interrupt request register 10	IIO10IR	0000 000X2
00AB16	Interrupt request register 11	IIO11IR	0000 000X2
00AC16			
00AD16			
00AE16			
00AF16			
00B016	Interrupt enable register 0	IIO0IE	0016
00B116	Interrupt enable register 1	IIO1IE	0016
00B216	Interrupt enable register 2	IIO2IE	0016
00B316	Interrupt enable register 3	IIO3IE	0016
00B416	Interrupt enable register 4	IIO4IE	0016
00B516	Interrupt enable register 5	IIO5IE	0016
00B616	Interrupt enable register 6	IIO6IE	0016
00B716	Interrupt enable register 7	IIO7IE	0016
00B816	Interrupt enable register 8	IIO8IE	0016
00B916	Interrupt enable register 9	IIO9IE	0016
00BA16	Interrupt enable register 10	IIO10IE	0016
00BB16	Interrupt enable register 11	IIO11IE	0016
00BC16			
00BD16			
00BE16			
00BF16			

X: Indeterminate

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Value after RESET
00C016 00C116	Group 0 time measurement/waveform generating register 0	G0TM0/G0PO0	XX16 XX16
00C216 00C316	Group 0 time measurement/waveform generating register 1	G0TM1/G0PO1	XX16 XX16
00C416 00C516	Group 0 time measurement/waveform generating register 2	G0TM2/G0PO2	XX16 XX16
00C616 00C716	Group 0 time measurement/waveform generating register 3	G0TM3/G0PO3	XX16 XX16
00C816 00C916	Group 0 time measurement/waveform generating register 4	G0TM4/G0PO4	XX16 XX16
00CA16 00CB16	Group 0 time measurement/waveform generating register 5	G0TM5/G0PO5	XX16 XX16
00CC16 00CD16	Group 0 time measurement/waveform generating register 6	G0TM6/G0PO6	XX16 XX16
00CE16 00CF16	Group 0 time measurement/waveform generating register 7	G0TM7/G0PO7	XX16 XX16
00D016	Group 0 waveform generating control register 0	G0POCR0	0X00 X0002
00D116	Group 0 waveform generating control register 1	G0POCR1	0X00 X0002
00D216	Group 0 waveform generating control register 2	G0POCR2	0X00 X0002
00D316	Group 0 waveform generating control register 3	G0POCR3	0X00 X0002
00D416	Group 0 waveform generating control register 4	G0POCR4	0X00 X0002
00D516	Group 0 waveform generating control register 5	G0POCR5	0X00 X0002
00D616	Group 0 waveform generating control register 6	G0POCR6	0X00 X0002
00D716	Group 0 waveform generating control register 7	G0POCR7	0X00 X0002
00D816	Group 0 time measurement control register 0	G0TMCR0	0016
00D916	Group 0 time measurement control register 1	G0TMCR1	0016
00DA16	Group 0 time measurement control register 2	G0TMCR2	0016
00DB16	Group 0 time measurement control register 3	G0TMCR3	0016
00DC16	Group 0 time measurement control register 4	G0TMCR4	0016
00DD16	Group 0 time measurement control register 5	G0TMCR5	0016
00DE16	Group 0 time measurement control register 6	G0TMCR6	0016
00DF16	Group 0 time measurement control register 7	G0TMCR7	0016
00E016 00E116	Group 0 base timer register	G0BT	XX16 XX16
00E216	Group 0 base timer control register 0	G0BCR0	0016
00E316	Group 0 base timer control register 1	G0BCR1	0016
00E416	Group 0 time measurement prescaler register 6	G0TPR6	0016
00E516	Group 0 time measurement prescaler register 7	G0TPR7	0016
00E616	Group 0 function enable register	G0FE	0016
00E716	Group 0 function select register	G0FS	0016
00E816 00E916	Group 0 SI/O receive buffer register	G0RB	XXXX XXXX2 XX00 XXXX2
00EA16	Group 0 transmit buffer/receive data register	G0TB/G0DR	XX16
00EB16			
00EC16	Group 0 receive input register	G0RI	XX16
00ED16	Group 0 SI/O communication mode register	G0MR	0016
00EE16	Group 0 transmit output register	G0TO	XX16
00EF16	Group 0 SI/O communication control register	G0CR	0000 X0002

X: Indeterminate

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Value after RESET
00F016	Group 0 data compare register 0	G0CMP0	XX16
00F116	Group 0 data compare register 1	G0CMP1	XX16
00F216	Group 0 data compare register 2	G0CMP2	XX16
00F316	Group 0 data compare register 3	G0CMP3	XX16
00F416	Group 0 data mask register 0	G0MSK0	XX16
00F516	Group 0 data mask register 1	G0MSK1	XX16
00F616			
00F716			
00F816			
00F916	Group 0 receive CRC code register	G0RCRC	XX16 XX16
00FA16			
00FB16	Group 0 transmit CRC code register	G0TCRC	0016 0016
00FC16	Group 0 SI/O extended mode register	G0EMR	0016
00FD16	Group 0 SI/O extended receive control register	G0ERC	0016
00FE16	Group 0 SI/O special communication interrupt detect register	G0IRF	0000 00XX2
00FF16	Group 0 SI/O extended transmit control register	G0ETC	0000 0XXX2
010016			
010116	Group 1 time measurement/waveform generating register 0	G1TM0/G1PO0	XX16 XX16
010216			
010316	Group 1 time measurement/waveform generating register 1	G1TM1/G1PO1	XX16 XX16
010416			
010516	Group 1 time measurement/waveform generating register 2	G1TM2/G1PO2	XX16 XX16
010616			
010716	Group 1 time measurement/waveform generating register 3	G1TM3/G1PO3	XX16 XX16
010816			
010916	Group 1 time measurement/waveform generating register 4	G1TM4/G1PO4	XX16 XX16
010A16			
010B16	Group 1 time measurement/waveform generating register 5	G1TM5/G1PO5	XX16 XX16
010C16			
010D16	Group 1 time measurement/waveform generating register 6	G1TM6/G1PO6	XX16 XX16
010E16			
010F16	Group 1 time measurement/waveform generating register 7	G1TM7/G1PO7	XX16 XX16
011016	Group 1 waveform generating control register 0	G1POCR0	0X00 X0002
011116	Group 1 waveform generating control register 1	G1POCR1	0X00 X0002
011216	Group 1 waveform generating control register 2	G1POCR2	0X00 X0002
011316	Group 1 waveform generating control register 3	G1POCR3	0X00 X0002
011416	Group 1 waveform generating control register 4	G1POCR4	0X00 X0002
011516	Group 1 waveform generating control register 5	G1POCR5	0X00 X0002
011616	Group 1 waveform generating control register 6	G1POCR6	0X00 X0002
011716	Group 1 waveform generating control register 7	G1POCR7	0X00 X0002
011816	Group 1 time measurement control register 0	G1TMCR0	0016
011916	Group 1 time measurement control register 1	G1TMCR1	0016
011A16	Group 1 time measurement control register 2	G1TMCR2	0016
011B16	Group 1 time measurement control register 3	G1TMCR3	0016
011C16	Group 1 time measurement control register 4	G1TMCR4	0016
011D16	Group 1 time measurement control register 5	G1TMCR5	0016
011E16	Group 1 time measurement control register 6	G1TMCR6	0016
011F16	Group 1 time measurement control register 7	G1TMCR7	0016

X: Indeterminate

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Value after RESET
012016			XX16
012116	Group 1 base timer register	G1BT	XX16
012216	Group 1 base timer control register 0	G1BCR0	0016
012316	Group 1 base timer control register 1	G1BCR1	0016
012416	Group 1 time measurement prescaler register 6	G1TPR6	0016
012516	Group 1 time measurement prescaler register 7	G1TPR7	0016
012616	Group 1 function enable register	G1FE	0016
012716	Group 1 function select register	G1FS	0016
012816			XXXX XXXX ₂
012916	Group 1 SI/O receive buffer register	G1RB	XX00 XXXX ₂
012A16	Group 1 transmit buffer/receive data register	G1TB/G1DR	XX16
012B16			
012C16	Group 1 receive input register	G1RI	XX16
012D16	Group 1 SI/O communication mode register	G1MR	0016
012E16	Group 1 transmit output register	G1TO	XX16
012F16	Group 1 SI/O communication control register	G1CR	0000 X0002
013016	Group 1 data compare register 0	G1CMP0	XX16
013116	Group 1 data compare register 1	G1CMP1	XX16
013216	Group 1 data compare register 2	G1CMP2	XX16
013316	Group 1 data compare register 3	G1CMP3	XX16
013416	Group 1 data mask register 0	G1MSK0	XX16
013516	Group 1 data mask register 1	G1MSK1	XX16
013616			
013716			
013816			XX16
013916	Group 1 receive CRC code register	G1RCRC	XX16
013A16			0016
013B16	Group 1 transmit CRC code register	G1TCRC	0016
013C16	Group 1 SI/O extended mode register	G1EMR	0016
013D16	Group 1 SI/O extended receive control register	G1ERC	0016
013E16	Group 1 SI/O special communication interrupt detect register	G1IRF	0000 00XX2
013F16	Group 1 SI/O extended transmit control register	G1ETC	0000 0XXX2
014016			XX16
014116	Group 2 waveform generating register 0	G2PO0	XX16
014216			XX16
014316	Group 2 waveform generating register 1	G2PO1	XX16
014416			XX16
014516	Group 2 waveform generating register 2	G2PO2	XX16
014616			XX16
014716	Group 2 waveform generating register 3	G2PO3	XX16
014816			XX16
014916	Group 2 waveform generating register 4	G2PO4	XX16
014A16			XX16
014B16	Group 2 waveform generating register 5	G2PO5	XX16
014C16			XX16
014D16	Group 2 waveform generating register 6	G2PO6	XX16
014E16			XX16
014F16	Group 2 waveform generating register 7	G2PO7	XX16

X: Indeterminate

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Value after RESET
015016	Group 2 waveform generating control register 0	G2POCR0	0016
015116	Group 2 waveform generating control register 1	G2POCR1	0016
015216	Group 2 waveform generating control register 2	G2POCR2	0016
015316	Group 2 waveform generating control register 3	G2POCR3	0016
015416	Group 2 waveform generating control register 4	G2POCR4	0016
015516	Group 2 waveform generating control register 5	G2POCR5	0016
015616	Group 2 waveform generating control register 6	G2POCR6	0016
015716	Group 2 waveform generating control register 7	G2POCR7	0016
015816			
015916			
015A16			
015B16			
015C16			
015D16			
015E16			
015F16			
016016			
016116	Group 2 base timer register	G2BT	XX16 XX16
016216	Group 2 base timer control register 0	G2BCR0	0016
016316	Group 2 base timer control register 1	G2BCR1	0016
016416	Base timer start register	BTSR	XXXX 00002
016516			
016616	Group 2 function enable register	G2FE	0016
016716	Group 2 RTP output buffer register	G2RTP	0016
016816			
016916			
016A16	Group 2 SI/O communication mode register	G2MR	00XX X0002
016B16	Group 2 SI/O communication control register	G2CR	0000 X0002
016C16			
016D16	Group 2 SI/O transmit buffer register	G2TB	XX16 XX16
016E16			
016F16	Group 2 SI/O receive buffer register	G2RB	XX16 XX16
017016			
017116	Group 2 IEBus address register	IEAR	XX16 XX16
017216	Group 2 IEBus control register	IECR	00XX X0002
017316	Group 2 IEBus transmit interrupt cause detect register	IETIF	XXX0 00002
017416	Group 2 IEBus receive interrupt cause detect register	IERIF	XXX0 00002
017516			
017616			
017716			
017816	Input function select register	IPS	0016
017916			
017A16			
017B16			
017C16			
017D16			
017E16			
017F16 to 01AF16			

X: Indeterminate

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Value after RESET
01B016			
01B116			
01B216			
01B316			
01B416			
01B516			
01B616			
01B716			
01B816			
01B916			
01BA16			
01BB16			
01BC16			
01BD16			
01BE16			
01BF16			
01C016	A-D1 register 0	AD10	XX16
01C116			XX16
01C216	A-D1 register 1	AD11	XX16
01C316			XX16
01C416	A-D1 register 2	AD12	XX16
01C516			XX16
01C616	A-D1 register 3	AD13	XX16
01C716			XX16
01C816	A-D1 register 4	AD14	XX16
01C916			XX16
01CA16	A-D1 register 5	AD15	XX16
01CB16			XX16
01CC16	A-D1 register 6	AD16	XX16
01CD16			XX16
01CE16	A-D1 register 7	AD17	XX16
01CF16			XX16
01D016			
01D116			
01D216			
01D316			
01D416	A-D1 control register 2	AD1CON2	X00X X0002
01D516			
01D616	A-D1 control register 0	AD1CON0	0016
01D716	A-D1 control register 1	AD1CON1	XX00 00002
01D816			
01D916			
01DA16			
01DB16			
01DC16			
01DD16			
01DE16			
01DF16			

X: Indeterminate

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Value after RESET
01E016	CAN0 message slot buffer 0 standard ID0	C0SLOT0_0	XX16
01E116	CAN0 message slot buffer 0 standard ID1	C0SLOT0_1	XX16
01E216	CAN0 message slot buffer 0 extended ID0	C0SLOT0_2	XX16
01E316	CAN0 message slot buffer 0 extended ID1	C0SLOT0_3	XX16
01E416	CAN0 message slot buffer 0 extended ID2	C0SLOT0_4	XX16
01E516	CAN0 message slot buffer 0 data length code	C0SLOT0_5	XX16
01E616	CAN0 message slot buffer 0 data 0	C0SLOT0_6	XX16
01E716	CAN0 message slot buffer 0 data 1	C0SLOT0_7	XX16
01E816	CAN0 message slot buffer 0 data 2	C0SLOT0_8	XX16
01E916	CAN0 message slot buffer 0 data 3	C0SLOT0_9	XX16
01EA16	CAN0 message slot buffer 0 data 4	C0SLOT0_10	XX16
01EB16	CAN0 message slot buffer 0 data 5	C0SLOT0_11	XX16
01EC16	CAN0 message slot buffer 0 data 6	C0SLOT0_12	XX16
01ED16	CAN0 message slot buffer 0 data 7	C0SLOT0_13	XX16
01EE16	CAN0 message slot buffer 0 time stamp high-order	C0SLOT0_14	XX16
01EF16	CAN0 message slot buffer 0 time stamp low-order	C0SLOT0_15	XX16
01F016	CAN0 message slot buffer 1 standard ID0	C0SLOT1_0	XX16
01F116	CAN0 message slot buffer 1 standard ID1	C0SLOT1_1	XX16
01F216	CAN0 message slot buffer 1 extended ID0	C0SLOT1_2	XX16
01F316	CAN0 message slot buffer 1 extended ID1	C0SLOT1_3	XX16
01F416	CAN0 message slot buffer 1 extended ID2	C0SLOT1_4	XX16
01F516	CAN0 message slot buffer 1 data length code	C0SLOT1_5	XX16
01F616	CAN0 message slot buffer 1 data 0	C0SLOT1_6	XX16
01F716	CAN0 message slot buffer 1 data 1	C0SLOT1_7	XX16
01F816	CAN0 message slot buffer 1 data 2	C0SLOT1_8	XX16
01F916	CAN0 message slot buffer 1 data 3	C0SLOT1_9	XX16
01FA16	CAN0 message slot buffer 1 data 4	C0SLOT1_10	XX16
01FB16	CAN0 message slot buffer 1 data 5	C0SLOT1_11	XX16
01FC16	CAN0 message slot buffer 1 data 6	C0SLOT1_12	XX16
01FD16	CAN0 message slot buffer 1 data 7	C0SLOT1_13	XX16
01FE16	CAN0 message slot buffer 1 time stamp high-order	C0SLOT1_14	XX16
01FF16	CAN0 message slot buffer 1 time stamp low-order	C0SLOT1_15	XX16
020016	CAN0 control register 0	C0CTRL0	XX01 0X012 ⁽¹⁾
020116			XXXX 00002 ⁽¹⁾
020216	CAN0 status register	C0STR	0000 00002 ⁽¹⁾
020316			X000 0X012 ⁽¹⁾
020416	CAN0 extended ID register	C0IDR	0016 ⁽¹⁾
020516			0016 ⁽¹⁾
020616	CAN0 configuration register	C0CONR	0000 XXXX2 ⁽¹⁾
020716			0000 00002 ⁽¹⁾
020816	CAN0 time stamp register	C0TSR	0016 ⁽¹⁾
020916			0016 ⁽¹⁾
020A16	CAN0 transmit error count register	C0TEC	0016 ⁽¹⁾
020B16	CAN0 receive error count register	C0REC	0016 ⁽¹⁾
020C16	CAN0 slot interrupt status register	C0SISTR	0016 ⁽¹⁾
020D16			0016 ⁽¹⁾
020E16			
020F16			

X: Indeterminate

Blank spaces are reserved. No access is allowed.

NOTES:

- Values are obtained by setting the SLEEP bit in the C0SLPR register to "1" (sleep mode exited) and supplying a clock to the CAN module after reset.

Address	Register	Symbol	Value after RESET
021016	CAN0 slot interrupt mask register	C0SIMKR	0016 ⁽²⁾
021116			0016 ⁽²⁾
021216			
021316			
021416	CAN0 error interrupt mask register	C0EIMKR	XXXX X0002 ⁽²⁾
021516	CAN0 error interrupt status register	C0EISTR	XXXX X0002 ⁽²⁾
021616			
021716	CAN0 baud rate prescaler	C0BRP	0000 00012 ⁽²⁾
021816			
021916			
021A16			
021B16			
021C16			
021D16			
021E16			
021F16			
022016			
022116			
022216			
022316			
022416			
022516			
022616			
022716			
022816	CAN0 global mask register standard ID0	C0GMR0	XXX0 00002 ⁽²⁾
022916	CAN0 global mask register standard ID1	C0GMR1	XX00 00002 ⁽²⁾
022A16	CAN0 global mask register extended ID0	C0GMR2	XXXX 00002 ⁽²⁾
022B16	CAN0 global mask register extended ID1	C0GMR3	0016 ⁽²⁾
022C16	CAN0 global mask register extended ID2	C0GMR4	XX00 00002 ⁽²⁾
022D16			
022E16			
022F16			
023016	CAN0 message slot 0 control register / CAN0 local mask register A standard ID0	C0MCTL0/ C0LMAR0	0000 00002 ⁽²⁾ XXX0 00002 ⁽²⁾
023116	CAN0 message slot 1 control register / CAN0 local mask register A standard ID1	C0MCTL1/ C0LMAR1	0000 00002 ⁽²⁾ XX00 00002 ⁽²⁾
023216	CAN0 message slot 2 control register / CAN0 local mask register A extended ID0	C0MCTL2/ C0LMAR2	0000 00002 ⁽²⁾ XXXX 00002 ⁽²⁾
023316	CAN0 message slot 3 control register / CAN0 local mask register A extended ID1	C0MCTL3/ C0LMAR3	0016 ⁽²⁾ 0016 ⁽²⁾
023416	CAN0 message slot 4 control register / CAN0 local mask register A extended ID2	C0MCTL4/ C0LMAR4	0000 00002 ⁽²⁾ XX00 00002 ⁽²⁾
023516	CAN0 message slot 5 control register	C0MCTL5	0016 ⁽²⁾
023616	CAN0 message slot 6 control register	C0MCTL6	0016 ⁽²⁾
023716	CAN0 message slot 7 control register	C0MCTL7	0016 ⁽²⁾
023816	CAN0 message slot 8 control register / CAN0 local mask register B standard ID0	C0MCTL8/ C0LMBR0	0000 00002 ⁽²⁾ XXX0 00002 ⁽²⁾

(Note 1)

X: Indeterminate

Blank spaces are reserved. No access is allowed.

NOTES:

1. The BANKSEL bit in the C0CTRL1 register switches functions for addresses 022016 to 023F16.
2. Values are obtained by setting the SLEEP bit in the C0SLPR register to "1" (sleep mode exited) and supplying a clock to the CAN module after reset.

Address	Register	Symbol	Value after RESET
023916	CAN0 message slot 9 control register / CAN0 local mask register B standard ID1	C0MCTL9/ C0LMBR1	0000 0000 ₂ ⁽²⁾ XX00 0000 ₂ ⁽²⁾
023A16	CAN0 message slot 10 control register / CAN0 local mask register B extended ID0	C0MCTL10/ C0LMBR2	0000 0000 ₂ ⁽²⁾ XXXX 0000 ₂ ⁽²⁾
023B16	CAN0 message slot 11 control register / CAN0 local mask register B extended ID1	C0MCTL11/ C0LMBR3	0016 ⁽²⁾ 0016 ⁽²⁾
023C16	CAN0 message slot 12 control register / CAN0 local mask register B extended ID2	C0MCTL12/ C0LMBR4	0000 0000 ₂ ⁽²⁾ XX00 0000 ₂ ⁽²⁾
023D16	CAN0 message slot 13 control register	C0MCTL13	0016 ⁽²⁾
023E16	CAN0 message slot 14 control register	C0MCTL14	0016 ⁽²⁾
023F16	CAN0 message slot 15 control register	C0MCTL15	0016 ⁽²⁾
024016	CAN0 slot buffer select register	C0SBS	0016 ⁽²⁾
024116	CAN0 control register 1	C0CTRL1	XX00 00XX ₂ ⁽²⁾
024216	CAN0 sleep control register	C0SLPR	XXXX XXX02
024316			
024416 024516	CAN0 acceptance filter support register	C0AFS	0016 ⁽²⁾ 0116 ⁽²⁾
024616			
024716			
024816			
024916			
024A16			
024B16			
024C16			
024D16			
024E16			
024F16			
025016			
025116			
025216			
025316			
025416			
025516			
025616			
025716			
025816			
025916			
025A16			
025B16			
025C16			
025D16			
025E16			
025F16			
026016			
026116 to 02BF16			

(Note 1)

X: Indeterminate

Blank spaces are reserved. No access is allowed.

NOTES:

1. The BANKSEL bit in the C0CTRL1 register switches functions for addresses 022016 to 023F16.
2. Values are obtained by setting the SLEEP bit in the C0SLPR register to "1" (sleep mode exited) and supplying a clock to the CAN module after reset.

Address	Register	Symbol	Value after RESET
02C016 02C116	X0 register Y0 register	X0R,Y0R	XX16 XX16
02C216 02C316	X1 register Y1 register	X1R,Y1R	XX16 XX16
02C416 02C516	X2 register Y2 register	X2R,Y2R	XX16 XX16
02C616 02C716	X3 register Y3 register	X3R,Y3R	XX16 XX16
02C816 02C916	X4 register Y4 register	X4R,Y4R	XX16 XX16
02CA16 02CB16	X5 register Y5 register	X5R,Y5R	XX16 XX16
02CC16 02CD16	X6 register Y6 register	X6R,Y6R	XX16 XX16
02CE16 02CF16	X7 register Y7 register	X7R,Y7R	XX16 XX16
02D016 02D116	X8 register Y8 register	X8R,Y8R	XX16 XX16
02D216 02D316	X9 register Y9 register	X9R,Y9R	XX16 XX16
02D416 02D516	X10 register Y10 register	X10R,Y10R	XX16 XX16
02D616 02D716	X11 register Y11 register	X11R,Y11R	XX16 XX16
02D816 02D916	X12 register Y12 register	X12R,Y12R	XX16 XX16
02DA16 02DB16	X13 register Y13 register	X13R,Y13R	XX16 XX16
02DC16 02DD16	X14 register Y14 register	X14R,Y14R	XX16 XX16
02DE16 02DF16	X15 register Y15 register	X15R,Y15R	XX16 XX16
02E016	XY control register	XYC	XXXX XX002
02E116			
02E216			
02E316			
02E416	UART1 special mode register 4	U1SMR4	0016
02E516	UART1 special mode register 3	U1SMR3	0016
02E616	UART1 special mode register 2	U1SMR2	0016
02E716	UART1 special mode register	U1SMR	0016
02E816	UART1 transmit/receive mode register	U1MR	0016
02E916	UART1 baud rate register	U1BRG	XX16
02EA16 02EB16	UART1 transmit buffer register	U1TB	XX16 XX16
02EC16	UART1 transmit/receive control register 0	U1C0	0000 10002
02ED16	UART1 transmit/receive control register 1	U1C1	0000 00102
02EE16 02EF16	UART1 receive buffer register	U1RB	XX16 XX16

X: Indeterminate

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Value after RESET
02F016			
02F116			
02F216			
02F316			
02F416	UART4 special mode register 4	U4SMR4	0016
02F516	UART4 special mode register 3	U4SMR3	0016
02F616	UART4 special mode register 2	U4SMR2	0016
02F716	UART4 special mode register	U4SMR	0016
02F816	UART4 transmit/receive mode register	U4MR	0016
02F916	UART4 baud rate register	U4BRG	XX16
02FA16	UART4 transmit buffer register	U4TB	XX16
02FB16			XX16
02FC16	UART4 transmit/receive control register 0	U4C0	0000 10002
02FD16	UART4 transmit/receive control register 1	U4C1	0000 00102
02FE16	UART4 receive buffer register	U4RB	XX16
02FF16			XX16
030016	Timer B3,B4,B5 count start flag	TBSR	000X XXXX2
030116			
030216	Timer A1-1 register	TA11	XX16
030316			XX16
030416	Timer A2-1 register	TA21	XX16
030516			XX16
030616	Timer A4-1 register	TA41	XX16
030716			XX16
030816	Three-phase PWM control register 0	INVC0	0016
030916	Three-phase PWM control register 1	INVC1	0016
030A16	Three-phase output buffer register 0	IDB0	XX11 11112
030B16	Three-phase output buffer register 1	IDB1	XX11 11112
030C16	Dead time timer	DTT	XX16
030D16	Timer B2 interrupt generating frequency set counter	ICTB2	XX16
030E16			
030F16			
031016	Timer B3 register	TB3	XX16
031116			XX16
031216	Timer B4 register	TB4	XX16
031316			XX16
031416	Timer B5 register	TB5	XX16
031516			XX16
031616			
031716			
031816			
031916			
031A16			
031B16	Timer B3 mode register	TB3MR	00XX 00002
031C16	Timer B4 mode register	TB4MR	00XX 00002
031D16	Timer B5 mode register	TB5MR	00XX 00002
031E16			
031F16	External interrupt cause select register	IFSR	0016

X: Indeterminate

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Value after RESET
032016			
032116			
032216			
032316			
032416	UART3 special mode register 4	U3SMR4	0016
032516	UART3 special mode register 3	U3SMR3	0016
032616	UART3 special mode register 2	U3SMR2	0016
032716	UART3 special mode register	U3SMR	0016
032816	UART3 transmit/receive mode register	U3MR	0016
032916	UART3 baud rate register	U3BRG	XX16
032A16			XX16
032B16	UART3 transmit buffer register	U3TB	XX16
032C16	UART3 transmit/receive control register 0	U3C0	0000 10002
032D16	UART3 transmit/receive control register 1	U3C1	0000 00102
032E16			XX16
032F16	UART3 receive buffer register	U3RB	XX16
033016			
033116			
033216			
033316			
033416	UART2 special mode register 4	U2SMR4	0016
033516	UART2 special mode register 3	U2SMR3	0016
033616	UART2 special mode register 2	U2SMR2	0016
033716	UART2 special mode register	U2SMR	0016
033816	UART2 transmit/receive mode register	U2MR	0016
033916	UART2 baud rate register	U2BRG	XX16
033A16			XX16
033B16	UART2 transmit buffer register	U2TB	XX16
033C16	UART2 transmit/receive control register 0	U2C0	0000 10002
033D16	UART2 transmit/receive control register 1	U2C1	0000 00102
033E16			XX16
033F16	UART2 receive buffer register	U2RB	XX16
034016	Count start flag	TABSR	0016
034116	Clock prescaler reset flag	CPSRF	0XXX XXXX2
034216	One-shot start flag	ONSF	0016
034316	Trigger select register	TRGSR	0016
034416	Up-down flag	UDF	0016
034516			
034616			XX16
034716	Timer A0 register	TA0	XX16
034816			XX16
034916	Timer A1 register	TA1	XX16
034A16			XX16
034B16	Timer A2 register	TA2	XX16
034C16			XX16
034D16	Timer A3 register	TA3	XX16
034E16			XX16
034F16	Timer A4 register	TA4	XX16

X: Indeterminate

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Value after RESET
035016			
035116	Timer B0 register	TB0	XX16 XX16
035216			
035316	Timer B1 register	TB1	XX16 XX16
035416			
035516	Timer B2 register	TB2	XX16 XX16
035616	Timer A0 mode register	TA0MR	0000 0X002
035716	Timer A1 mode register	TA1MR	0000 0X002
035816	Timer A2 mode register	TA2MR	0000 0X002
035916	Timer A3 mode register	TA3MR	0000 0X002
035A16	Timer A4 mode register	TA4MR	0000 0X002
035B16	Timer B0 mode register	TB0MR	00XX 00002
035C16	Timer B1 mode register	TB1MR	00XX 00002
035D16	Timer B2 mode register	TB2MR	00XX 00002
035E16	Timer B2 special mode register	TB2SC	XXXX XXX02
035F16	Count source prescaler register	TCSPR	0XXX 00002
036016			
036116			
036216			
036316			
036416	UART0 special mode register 4	U0SMR4	0016
036516	UART0 special mode register 3	U0SMR3	0016
036616	UART0 special mode register 2	U0SMR2	0016
036716	UART0 special mode register	U0SMR	0016
036816	UART0 transmit/receive mode register	U0MR	0016
036916	UART0 baud rate register	U0BRG	XX16
036A16			XX16
036B16	UART0 transmit buffer register	U0TB	XX16
036C16	UART0 transmit/receive control register 0	U0C0	0000 10002
036D16	UART0 transmit/receive control register 1	U0C1	0000 00102
036E16			XX16
036F16	UART0 receive buffer register	U0RB	XX16
037016			
037116			
037216			
037316			
037416			
037516			
037616	PLL control register 0	PLC0	0011 X1002
037716	PLL control register 1	PLC1	XXXX 00002
037816	DMA0 cause select register	DM0SL	0X00 00002
037916	DMA1 cause select register	DM1SL	0X00 00002
037A16	DMA2 cause select register	DM2SL	0X00 00002
037B16	DMA3 cause select register	DM3SL	0X00 00002
037C16			XX16
037D16	CRC data register	CRCD	XX16
037E16	CRC input register	CRCIN	XX16
037F16			

X: Indeterminate

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Value after RESET
038016	A-D0 register 0	AD00	XX16
038116			XX16
038216	A-D0 register 1	AD01	XX16
038316			XX16
038416	A-D0 register 2	AD02	XX16
038516			XX16
038616	A-D0 register 3	AD03	XX16
038716			XX16
038816	A-D0 register 4	AD04	XX16
038916			XX16
038A16	A-D0 register 5	AD05	XX16
038B16			XX16
038C16	A-D0 register 6	AD06	XX16
038D16			XX16
038E16	A-D0 register 7	AD07	XX16
038F16			XX16
039016			
039116			
039216			
039316			
039416	A-D0 control register 2	AD0CON2	X000 00002
039516			
039616	A-D0 control register 0	AD0CON0	0016
039716	A-D0 control register 1	AD0CON1	0016
039816	D-A register 0	DA0	XX16
039916			
039A16	D-A register 1	DA1	XX16
039B16			
039C16	D-A control register	DACON	XXXX XX002
039D16			
039E16			
039F16			

X: Indeterminate

Blank spaces are reserved. No access is allowed.

<144-pin package>

Address	Register	Symbol	Value after RESET
03A016	Function select register A8	PS8	X000 0000 ₂
03A116	Function select register A9	PS9	0016
03A216			
03A316			
03A416			
03A516			
03A616			
03A716			
03A816			
03A916			
03AA16			
03AB16			
03AC16			
03AD16			
03AE16			
03AF16	Function select register C	PSC	00X0 0000 ₂
03B016	Function select register A0	PS0	0016
03B116	Function select register A1	PS1	0016
03B216	Function select register B0	PSL0	0016
03B316	Function select register B1	PSL1	0016
03B416	Function select register A2	PS2	00X0 0000 ₂
03B516	Function select register A3	PS3	0016
03B616	Function select register B2	PSL2	00X0 0000 ₂
03B716	Function select register B3	PSL3	0016
03B816			
03B916	Function select register A5	PS5	XXX0 0000 ₂
03BA16			
03BB16			
03BC16			
03BD16	Function select register A7	PS7	0016
03BE16			
03BF16			
03C016	Port P6 register	P6	XX16
03C116	Port P7 register	P7	XX16
03C216	Port P6 direction register	PD6	0016
03C316	Port P7 direction register	PD7	0016
03C416	Port P8 register	P8	XX16
03C516	Port P9 register	P9	XX16
03C616	Port P8 direction register	PD8	00X0 0000 ₂
03C716	Port P9 direction register	PD9	0016
03C816	Port P10 register	P10	XX16
03C916	Port P11 register	P11	XX16
03CA16	Port P10 direction register	PD10	0016
03CB16	Port P11 direction register	PD11	XXX0 0000 ₂
03CC16	Port P12 register	P12	XX16
03CD16	Port P13 register	P13	XX16
03CE16	Port P12 direction register	PD12	0016
03CF16	Port P13 direction register	PD13	0016

X: Indeterminate

Blank spaces are reserved. No access is allowed.

<144-pin package>

Address	Register	Symbol	Value after RESET
03D016	Port P14 register	P14	XX16
03D116	Port P15 register	P15	XX16
03D216	Port P14 direction register	PD14	X000 00002
03D316	Port P15 direction register	PD15	0016
03D416			
03D516			
03D616			
03D716			
03D816			
03D916			
03DA16	Pull-up control register 2	PUR2	0016
03DB16	Pull-up control register 3	PUR3	0016
03DC16	Pull-up control register 4	PUR4	XXXX 00002
03DD16			
03DE16			
03DF16			
03E016	Port P0 register	P0	XX16
03E116	Port P1 register	P1	XX16
03E216	Port P0 direction register	PD0	0016
03E316	Port P1 direction register	PD1	0016
03E416	Port P2 register	P2	XX16
03E516	Port P3 register	P3	XX16
03E616	Port P2 direction register	PD2	0016
03E716	Port P3 direction register	PD3	0016
03E816	Port P4 register	P4	XX16
03E916	Port P5 register	P5	XX16
03EA16	Port P4 direction register	PD4	0016
03EB16	Port P5 direction register	PD5	0016
03EC16			
03ED16			
03EE16			
03EF16			
03F016	Pull-up control register 0	PUR0	0016
03F116	Pull-up control register 1	PUR1	XXXX 00002
03F216			
03F316			
03F416			
03F516			
03F616			
03F716			
03F816			
03F916			
03FA16			
03FB16			
03FC16			
03FD16			
03FE16			
03FF16	Port control register	PCR	XXXX XXX02

X: Indeterminate

Blank spaces are reserved. No access is allowed.

<100-pin package>

Address	Register	Symbol	Value after RESET	
03A016				(Note 2)
03A116				
03A216				
03A316				
03A416				
03A516				
03A616				
03A716				
03A816				
03A916				
03AA16				
03AB16				
03AC16				
03AD16				
03AE16				
03AF16	Function select register C	PSC	0X00 00002	
03B016	Function select register A0	PS0	0016	
03B116	Function select register A1	PS1	0016	
03B216	Function select register B0	PSL0	0016	
03B316	Function select register B1	PSL1	0016	
03B416	Function select register A2	PS2	00X0 00002	
03B516	Function select register A3	PS3	0016	
03B616	Function select register B2	PSL2	00X0 00002	
03B716	Function select register B3	PSL3	0016	
03B816				
03B916				(Note 2)
03BA16				
03BB16				
03BC16				
03BD16				
03BE16				
03BF16				
03C016	Port P6 register	P6	XX16	
03C116	Port P7 register	P7	XX16	
03C216	Port P6 direction register	PD6	0016	
03C316	Port P7 direction register	PD7	0016	
03C416	Port P8 register	P8	XX16	
03C516	Port P9 register	P9	XX16	
03C616	Port P8 direction register	PD8	00X0 00002	
03C716	Port P9 direction register	PD9	0016	
03C816	Port P10 register	P10	XX16	
03C916				(Note 2)
03CA16	Port P10 direction register	PD10	0016	
03CB16				(Note 1)
03CC16				(Note 2)
03CD16				
03CE16				
03CF16				(Note 1)

X: Indeterminate

Blank spaces are reserved. No access is allowed.

NOTES:

1. Set address spaces 03CB16, 03CE16 and 03CF16 to "FF16" in the 100-pin package.
2. Address spaces 03A016, 03A116, 03B916, 03BC16, 03BD16, 03C916, 03CC16 and 03CD16 are not provided in the 100-pin package.

<100-pin package>

Address	Register	Symbol	Value after RESET
03D016			
03D116			
03D216			
03D316			
03D416			
03D516			
03D616			
03D716			
03D816			
03D916			
03DA16	Pull-up control register 2	PUR2	0016
03DB16	Pull-up control register 3	PUR3	0016
03DC16			
03DD16			
03DE16			
03DF16			
03E016	Port P0 register	P0	XX16
03E116	Port P1 register	P1	XX16
03E216	Port P0 direction register	PD0	0016
03E316	Port P1 direction register	PD1	0016
03E416	Port P2 register	P2	XX16
03E516	Port P3 register	P3	XX16
03E616	Port P2 direction register	PD2	0016
03E716	Port P3 direction register	PD3	0016
03E816	Port P4 register	P4	XX16
03E916	Port P5 register	P5	XX16
03EA16	Port P4 direction register	PD4	0016
03EB16	Port P5 direction register	PD5	0016
03EC16			
03ED16			
03EE16			
03EF16			
03F016	Pull-up control register 0	PUR0	0016
03F116	Pull-up control register 1	PUR1	XXXX 00002
03F216			
03F316			
03F416			
03F516			
03F616			
03F716			
03F816			
03F916			
03FA16			
03FB16			
03FC16			
03FD16			
03FE16			
03FF16	Port control register	PCR	XXXX XXX02

X: Indeterminate

Blank spaces are reserved. No access is allowed.

NOTES:

1. Set address spaces 03D216 and 03D316 to "FF16" in the 100-pin package.
2. Set address spaces 03DC16 to "0016" in the 100-pin package.
3. Address space 03D016 and 03D116 are not provided in the 100-pin package.

5. Electrical Characteristics

Table 5.1 Absolute Maximum Ratings

Symbol	Parameter		Condition	Value	Unit
V _{CC}	Supply voltage		V _{CC} =AV _{CC}	-0.3 to 6.0	V
AV _{CC}	Analog supply voltage		V _{CC} =AV _{CC}	-0.3 to 6.0	V
V _I	Input voltage	RESET, CNVss, BYTE, P ₀ -P ₇ , P ₁₀ -P ₁₇ , P ₂₀ -P ₂₇ , P ₃₀ -P ₃₇ , P ₄₀ -P ₄₇ , P ₅₀ -P ₅₇ , P ₆₀ -P ₆₇ , P ₇₂ -P ₇₇ , P ₈₀ - P ₈₇ , P ₉₀ -P ₉₇ , P ₁₀₀ -P ₁₀₇ , P ₁₁₀ -P ₁₁₄ , P ₁₂₀ -P ₁₂₇ , P ₁₃₀ -P ₁₃₇ , P ₁₄₀ -P ₁₄₆ , P ₁₅₀ -P ₁₅₇ ⁽¹⁾ , V _{REF} , X _{IN}		-0.3 to V _{CC} +0.3	V
		P ₇₀ , P ₇₁	-0.3 to 6.0		
V _O	Output voltage	P ₀₀ -P ₀₇ , P ₁₀ -P ₁₇ , P ₂₀ -P ₂₇ , P ₃₀ -P ₃₇ , P ₄₀ -P ₄₇ , P ₅₀ - P ₅₇ , P ₆₀ -P ₆₇ , P ₇₂ -P ₇₇ , P ₈₀ -P ₈₄ , P ₈₆ , P ₈₇ , P ₉₀ -P ₉₇ , P ₁₀₀ -P ₁₀₇ , P ₁₁₀ -P ₁₁₄ , P ₁₂₀ -P ₁₂₇ , P ₁₃₀ -P ₁₃₇ , P ₁₄₀ - P ₁₄₆ , P ₁₅₀ -P ₁₅₇ ⁽¹⁾ , X _{OUT}		-0.3 to V _{CC} +0.3	V
		P ₇₀ , P ₇₁	-0.3 to 6.0		
P _D	Power Dissipation		T _{OPR} =25°C	500	mW
T _{OPR}	Operating ambient temperature			-20 to 85/-40 to 85 ⁽²⁾	°C
T _{STG}	Storage temperature			-65 to 150	°C

NOTES:

1. P11 to P15 are provided in the 144-pin package.
2. This is an option that is on request basis.

Table 5.2 Recommended Operating Conditions ($V_{CC} = 3.0V$ to $5.5V$ at $T_{OPR} = -20$ to $85^{\circ}C$ /-40 to $85^{\circ}C$ ⁽³⁾)

Symbol	Parameter	Standard			Unit
		Min	Typ	Max	
V_{CC}	Supply voltage (Through VDC)	3.0	5.0	5.5	V
	Supply voltage (Not through VDC)	3.0	3.3	3.6	V
AV_{CC}	Analog supply voltage		V_{CC}		V
V_{SS}	Supply voltage		0		V
AV_{SS}	Analog supply voltage		0		V
V_{IH}	Input high ("H") voltage P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P72-P77, P80-P87 ⁽⁴⁾ , P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 ⁽⁵⁾ , X _{IN} , RESET, CNV _{SS} , BYTE P70, P71 P00-P07, P10-P17 (In single-chip mode) P00-P07, P10-P17 (In memory expansion mode and microprocessor mode)	0.8 V_{CC}		V_{CC}	V
		0.8 V_{CC}		6.0	
		0.8 V_{CC}		V_{CC}	V
		0.5 V_{CC}		V_{CC}	V
V_{IL}	Input low ("L") voltage P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P70-P77, P80-P87 ⁽⁴⁾ , P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 ⁽⁵⁾ , X _{IN} , RESET, CNV _{SS} , BYTE P00-P07, P10-P17 (In single-chip mode) P00-P07, P10-P17 (In memory expansion mode and microprocessor mode)	0		0.2 V_{CC}	V
		0		0.2 V_{CC}	V
		0		0.16 V_{CC}	V
$I_{OH(peak)}$	Peak output high ("H") current ⁽²⁾ P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P72-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 ⁽⁵⁾			-10.0	mA
$I_{OL(avg)}$	Average output high ("H") current ⁽¹⁾ P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P72-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 ⁽⁵⁾			-5.0	mA
$I_{OL(peak)}$	Peak output low ("L") current ⁽²⁾ P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P70-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 ⁽⁵⁾			10.0	mA
$I_{OL(avg)}$	Average output low ("L") current ⁽¹⁾ P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P70-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 ⁽⁵⁾			5.0	mA
$f(X_{IN})$	Main clock input frequency Through VDC V _{CC} =4.2 to 5.5V V _{CC} =3.0 to 5.5V Not through VDC V _{CC} =3.0 to 3.6V	0		32	MHz
		0		20	MHz
		0		20	MHz
$f(X_{OUT})$	Sub clock oscillation frequency			32.768	50 kHz

NOTES:

1. Output current is averaged with 100ms.
2. Total $I_{OL(peak)}$ for P0, P1, P2, P8₆, P8₇, P9, P10, P11, P14 and P15 must be less than or equal to 80mA.
Total $I_{OH(peak)}$ for P0, P1, P2, P8₆, P8₇, P9, P10, P11, P14 and P15 must be less than or equal to -80mA.
Total $I_{OL(peak)}$ for P3, P4, P5, P6, P7, P8₀ to P8₄, P12 and P13 must be less than or equal to 80mA.
Total $I_{OH(peak)}$ for P3, P4, P5, P6, P7₂ to P7₇, P8₀ to P8₄, P12 and P13 must be less than or equal to -80mA.
3. This is an option that is on request basis.
4. V_{IH} and V_{IL} reference for P8₇ applies to P8₇ used as a programmable input ports. It does not apply to P8₇ used as X_{OUT}.
5. P11 to P15 are provided in the 144-pin package only.

V_{CC} = 5V

**Table 5.3 Electrical Characteristics (V_{CC}=4.2 to 5.5V, V_{SS}=0V
at T_{OPR}= -20 to 85°C, unless otherwise specified)**

Symbol	Parameter	Condition	Standard			Unit	
			Min	Typ	Max		
V _{OH}	Output high ("H") voltage	P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₂ -P7 ₇ , P8 ₀ -P8 ₄ , P8 ₆ , P8 ₇ , P9 ₀ -P9 ₇ , P10 ₀ -P10 ₇ , P11 ₀ -P11 ₄ , P12 ₀ -P12 ₇ , P13 ₀ -P13 ₇ , P14 ₀ -P14 ₆ , P15 ₀ -P15 ₇ ⁽¹⁾	V _{CC} =5V I _{OH} =-5mA	3.0			V
		P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₂ -P7 ₇ , P8 ₀ -P8 ₄ , P8 ₆ , P8 ₇ , P9 ₀ -P9 ₇ , P10 ₀ -P10 ₇ , P11 ₀ -P11 ₄ , P12 ₀ -P12 ₇ , P13 ₀ -P13 ₇ , P14 ₀ -P14 ₆ , P15 ₀ -P15 ₇ ⁽¹⁾	V _{CC} =5V I _{OH} =-200μA	4.7			V
		X _{OUT}	V _{CC} =5V I _{OH} =-1mA	3.0			V
		X _{COUT}	No load applied		3.3		V
V _{OL}	Output low ("L") voltage	P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ , P8 ₀ -P8 ₄ , P8 ₆ , P8 ₇ , P9 ₀ -P9 ₇ , P10 ₀ -P10 ₇ , P11 ₀ -P11 ₄ , P12 ₀ -P12 ₇ , P13 ₀ -P13 ₇ , P14 ₀ -P14 ₆ , P15 ₀ -P15 ₇ ⁽¹⁾	I _{OL} =5mA			2.0	V
		P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ , P8 ₀ -P8 ₄ , P8 ₆ , P8 ₇ , P9 ₀ -P9 ₇ , P10 ₀ -P10 ₇ , P11 ₀ -P11 ₄ , P12 ₀ -P12 ₇ , P13 ₀ -P13 ₇ , P14 ₀ -P14 ₆ , P15 ₀ -P15 ₇ ⁽¹⁾	I _{OL} =200μA			0.45	V
		X _{OUT}	I _{OL} =1mA			2.0	V
		X _{COUT}	No load applied		0		V
V _{T+} -V _{T-}	Hysteresis	HOLD, RDY, TA0 _{IN} -TA4 _{IN} , TB0 _{IN} -TB5 _{IN} , INT0-INT5, AD _{TRG} , CTS0-CTS4, CLK0-CLK4, TA0 _{out} -TA4 _{out} , NMI, K10-K13, RXD0-RXD4, SCL0-SCL4, SDA0-SDA4		0.2		1.0	V
		RESET		0.2		1.8	V
I _{IH}	Input high ("H") current	P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ , P8 ₀ -P8 ₇ , P9 ₀ -P9 ₇ , P10 ₀ -P10 ₇ , P11 ₀ -P11 ₄ , P12 ₀ -P12 ₇ , P13 ₀ -P13 ₇ , P14 ₀ -P14 ₆ , P15 ₀ -P15 ₇ ⁽¹⁾ , X _{IN} , RESET, CNV _{SS} , BYTE	V _I =V _{CC}			5.0	μA
I _{IL}	Input low ("L") current	P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ , P8 ₀ -P8 ₇ , P9 ₀ -P9 ₇ , P10 ₀ -P10 ₇ , P11 ₀ -P11 ₄ , P12 ₀ -P12 ₇ , P13 ₀ -P13 ₇ , P14 ₀ -P14 ₆ , P15 ₀ -P15 ₇ ⁽¹⁾ , X _{IN} , RESET, CNV _{SS} , BYTE	V _I =0V			-5.0	μA
R _{PULLUP}	Pull-up resistance	P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₂ -P7 ₇ , P8 ₀ -P8 ₄ , P8 ₆ , P8 ₇ , P9 ₀ -P9 ₇ , P10 ₀ -P10 ₇ , P11 ₀ -P11 ₄ , P12 ₀ -P12 ₇ , P13 ₀ -P13 ₇ , P14 ₀ -P14 ₆ , P15 ₀ -P15 ₇ ⁽¹⁾	V _I =0V	30	50	167	kΩ
R _{FXIN}	Feedback resistance	X _{IN}				1.5	MΩ
R _{FXCIN}	Feedback resistance	X _{CIN}				10	MΩ
V _{RAM}	RAM standby voltage	Through V _{DC}		2.5			V
I _{CC}	Power supply current	Measurement conditions: In single-chip mode, output pins are left open and other pins are connected to V _{SS} .	f(X _{IN})=32 MHz, square wave, no division		28	54	mA
			f(X _{IN})=32 kHz, with a wait state, T _{OPR} =25°C		470		μA
			T _{OPR} =25°C when the clock stops		0.4	20	μA

NOTES:

1. P11 to P15 are provided in the 144-pin package only.

$$V_{CC} = 5V$$

Table 5.4 A-D Conversion Characteristics (V_{CC} = AV_{CC} = V_{REF} = 4.2 to 5.5V, V_{SS} = AV_{SS} = 0V at T_{opr} = -20 to 85°C, unless otherwise specified)

Symbol	Parameter	Measurement condition	Standard			Unit
			Min	Typ	Max	
-	Resolution	V _{REF} =V _{CC}			10	Bits
INL	Integral nonlinearity error	V _{REF} =V _{CC} =5V	A _{N0} to A _{N7} A _{NEx0} , A _{NEx1}		±3	LSB
						LSB
DNL	Differential nonlinearity error		External op-amp connection mode		±7	LSB
						LSB
DNL	Offset error				±1	LSB
-	Gain error				±3	LSB
R _{LADDER}	Resistor ladder	V _{REF} =V _{CC}		8	40	kΩ
t _{CONV}	10-bit conversion time			2.1		μs
t _{CONV}	8-bit conversion time			1.8		μs
t _{SAMP}	Sample time			0.3		μs
V _{REF}	Reference voltage			2	V _{CC}	V
V _{IA}	Analog input voltage			0	V _{REF}	V

NOTES:

- Divide f(X_{IN}), if exceeding 10 MHz, to keep φAD frequency less than or equal to 10 MHz.

Table 5.5 D-A Conversion Characteristics (V_{CC} = V_{REF} = 4.2 to 5.5V, V_{SS} = AV_{SS} = 0V at T_{opr} = -20 to 85°C, unless otherwise specified)

Symbol	Parameter	Measurement condition	Standard			Unit
			Min	Typ	Max	
-	Resolution				8	Bits
-	Absolute accuracy				1.0	%
t _{su}	Setup time				3	μs
R _O	Output resistance		4	10	20	kΩ
I _{VREF}	Reference power supply input current	(Note 1)			1.5	mA

NOTES:

- Measurement condition is that one of two D-A converters is used and the DAi register (i=0, 1) for the unused D-A converter to "00₁₆". The resistor ladder in the A-D converter is excluded.

I_{VREF} flows even if the ADICON1 register is set to "0" (no V_{REF} connection).

V_{CC} = 5V

Timing Requirements (V_{CC} = 4.2 to 5.5V, V_{SS} = 0V at Topr = -20 to 85°C unless otherwise specified)

Table 5.6 External Clock Input

Symbol	Parameter	Standard		Unit
		Min	Max	
t _c	External clock input cycle time	31.3		ns
t _{w(H)}	External clock input high ("H") pulse width	13		ns
t _{w(L)}	External clock input low ("L") pulse width	13		ns
t _r	External clock rising edge time		5	ns
t _f	External clock falling edge time		5	ns

Table 5.7 Memory Expansion and Microprocessor Modes

Symbol	Parameter	Standard		Unit
		Min	Max	
tac1(RD-DB)	Data input access time (RD standard, with no wait state)			(Note 1) ns
tac1(AD-DB)	Data input access time (AD standard, CS standard, with no wait state)			(Note 1) ns
tac2(RD-DB)	Data input access time (RD standard, with a wait state)			(Note 1) ns
tac2(AD-DB)	Data input access time (AD standard, CS standard, with a wait state)			(Note 1) ns
tac3(RD-DB)	Data input access time (RD standard, when accessing a space with the multiplexed bus)			(Note 1) ns
tac3(AD-DB)	Data input access time (AD standard, CS standard, when accessing a space with the multiplexed bus)			(Note 1) ns
tac4(RAS-DB)	Data input access time (RAS standard, when accessing a DRAM space)			(Note 1) ns
tac4(CAS-DB)	Data input access time (CAS standard, when accessing a DRAM space)			(Note 1) ns
tac4(CAD-DB)	Data input access time (CAD standard, when accessing a DRAM space)			(Note 1) ns
tsu(DB-BCLK)	Data input setup time	26		ns
tsu(RDY-BCLK)	RDY input setup time	26		ns
tsu(HOLD-BCLK)	HOLD input setup time	30		ns
th(RD-DB)	Data input hold time	0		ns
th(CAS-DB)	Data input hold time	0		ns
th(BCLK-RDY)	RDY input hold time	0		ns
th(BCLK-HOLD)	HOLD input hold time	0		ns
td(BCLK-HLDA)	HLDA output delay time		25	ns

NOTES:

1. A value can be obtained from the following expressions according to the BCLK frequency. Insert a wait state or use lower f(BCLK) as an operation frequency if a calculated value is negative.

$$\text{tac1(RD - DB)} = \frac{10^9}{f(\text{BCLK}) \times 2} - 35 \quad [\text{ns}]$$

$$\text{tac1(AD - DB)} = \frac{10^9}{f(\text{BCLK})} - 35 \quad [\text{ns}]$$

$$\text{tac2(RD - DB)} = \frac{10^9 \times m}{f(\text{BCLK}) \times 2} - 35 \quad [\text{ns}] \quad (\text{m=3 with 1 wait state, m=5 with 2 wait states and m=7 with 3 wait states})$$

$$\text{tac2(AD - DB)} = \frac{10^9 \times n}{f(\text{BCLK})} - 35 \quad [\text{ns}] \quad (\text{n=2 with 1 wait state, n=3 with 2 wait states and n=4 with 3 wait states})$$

$$\text{tac3(RD - DB)} = \frac{10^9 \times m}{f(\text{BCLK}) \times 2} - 35 \quad [\text{ns}] \quad (\text{m=3 with 2 wait states and m=5 with 3 wait states})$$

$$\text{tac3(AD - DB)} = \frac{10^9 \times n}{f(\text{BCLK}) \times 2} - 35 \quad [\text{ns}] \quad (\text{n=5 with 2 wait states and n=7 with 3 wait states})$$

$$\text{tac4(RAS - DB)} = \frac{10^9 \times m}{f(\text{BCLK}) \times 2} - 35 \quad [\text{ns}] \quad (\text{m=3 with 1 wait state and m=5 with 2 wait states})$$

$$\text{tac4(CAS - DB)} = \frac{10^9 \times n}{f(\text{BCLK}) \times 2} - 35 \quad [\text{ns}] \quad (\text{n=1 with 1 wait state and n=3 with 2 wait states})$$

$$\text{tac4(CAD - DB)} = \frac{10^9 \times l}{f(\text{BCLK})} - 35 \quad [\text{ns}] \quad (\text{l=1 with 1 wait state and l=2 with 2 wait states})$$

$$V_{CC} = 5V$$

Timing Requirements

(V_{CC} = 4.2 to 5.5V, V_{SS} = 0V at T_{opr} = -20 to 85°C unless otherwise specified)

Table 5.8 Timer A Input (Count Source Input in Event Counter Mode)

Symbol	Parameter	Standard		Unit
		Min	Max	
t _{C(TA)}	TAiIN input cycle time	100		ns
t _{W(TAH)}	TAiIN input high ("H") pulse width	40		ns
t _{W(TAL)}	TAiIN input low ("L") pulse width	40		ns

Table 5.9 Timer A Input (Gate Input in Timer Mode)

Symbol	Parameter	Standard		Unit
		Min	Max	
t _{C(TA)}	TAiIN input cycle time	400		ns
t _{W(TAH)}	TAiIN input high ("H") pulse width	200		ns
t _{W(TAL)}	TAiIN input low ("L") pulse width	200		ns

Table 5.10 Timer A Input (External Trigger Input in One-Shot Timer Mode)

Symbol	Parameter	Standard		Unit
		Min	Max	
t _{C(TA)}	TAiIN input cycle time	200		ns
t _{W(TAH)}	TAiIN input high ("H") pulse width	100		ns
t _{W(TAL)}	TAiIN input low ("L") pulse width	100		ns

Table 5.11 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

Symbol	Parameter	Standard		Unit
		Min	Max	
t _{W(TAH)}	TAiIN input high ("H") pulse width	100		ns
t _{W(TAL)}	TAiIN input low ("L") pulse width	100		ns

Table 5.12 Timer A Input (Counter Increment/decrement Input in Event Counter Mode)

Symbol	Parameter	Standard		Unit
		Min	Max	
t _{C(UP)}	TAiOUT input cycle time	2000		ns
t _{W(UPH)}	TAiOUT input high ("H") pulse width	1000		ns
t _{W(UPL)}	TAiOUT input low ("L") pulse width	1000		ns
t _{SU(UP-TIN)}	TAiOUT input setup time	400		ns
t _{H(TIN-UP)}	TAiOUT input hold time	400		ns

V_{CC} = 5V

Timing Requirements

(V_{CC} = 4.2 to 5.5V, V_{SS} = 0V at T_{OPR} = -20 to 85°C unless otherwise specified)

Table 5.13 Timer B Input (Count Source Input in eEvent Counter Mode)

Symbol	Parameter	Standard		Unit
		Min	Max	
t _{C(TB)}	TBiN input cycle time (counted on one edge)	100		ns
t _{W(TBH)}	TBiN input high ("H") pulse width (counted on one edge)	40		ns
t _{W(TBL)}	TBiN input low ("L") pulse width (counted on one edge)	40		ns
t _{C(TB)}	TBiN input cycle time (counted on both edges)	200		ns
t _{W(TBH)}	TBiN input high ("H") pulse width (counted on both edges)	80		ns
t _{W(TBL)}	TBiN input low ("L") pulse width (counted on both edges)	80		ns

Table 5.14 Timer B Input (Pulse Period Measurement Mode)

Symbol	Parameter	Standard		Unit
		Min	Max	
t _{C(TB)}	TBiN input cycle time	400		ns
t _{W(TBH)}	TBiN input high ("H") pulse width	200		ns
t _{W(TBL)}	TBiN input low ("L") pulse width	200		ns

Table 5.15 Timer B Input (Pulse Width Measurement Mode)

Symbol	Parameter	Standard		Unit
		Min	Max	
t _{C(TB)}	TBiN input cycle time	400		ns
t _{W(TBH)}	TBiN input high ("H") pulse width	200		ns
t _{W(TBL)}	TBiN input low ("L") pulse width	200		ns

Table 5.16 A-D trigger Input

Symbol	Parameter	Standard		Unit
		Min	Max	
t _{C(AD)}	AD _{TRG} input high ("H") pulse width (trigger available at minimum)	1000		ns
t _{W(ADL)}	AD _{TRG} input low ("L") pulse width	125		ns

Table 5.17 Serial I/O

Symbol	Parameter	Standard		Unit
		Min	Max	
t _{C(CLK)}	CLKi input cycle time	200		ns
t _{W(CLH)}	CLKi input high ("H") pulse width	100		ns
t _{W(CLl)}	CLKi input low ("L") pulse width	100		ns
t _{D(CQ)}	TxDi output delay time		80	ns
t _{H(CQ)}	TxDi hold time	0		ns
t _{SU(DC)}	RxDi input hold time	30		ns
t _{H(CQ)}	RxDi input hold time	90		ns

Table 5.18 External Interrupt INTi Input

Symbol	Parameter	Standard		Unit
		Min	Max	
t _{W(INH)}	INTi input high ("H") pulse width	250		ns
t _{W(INL)}	INTi input low ("L") pulse width	250		ns

V_{CC} = 5V

Switching Characteristics

(V_{CC} = 4.2 to 5.5V, V_{SS} = 0V at Topr = -20 to 85°C unless otherwise specified)

Table 5.19 Memory Expansion Mode and Microprocessor Mode (with No Wait State)

Symbol	Parameter	Measurement condition	Standard		Unit
			Min	Max	
td(BCLK-AD)	Address output delay time	See Figure 5.1		18	ns
th(BCLK-AD)	Address output hold time (BCLK standard)		-3		ns
th(RD-AD)	Address output hold time (RD standard)		0		ns
th(WR-AD)	Address output hold time (WR standard)		(Note 1)		ns
td(BCLK-CS)	Chip-select signal output delay time			18	ns
th(BCLK-CS)	Chip-select signal output hold time (BCLK standard)		-3		ns
th(RD-CS)	Chip-select signal output hold time (RD standard)		0		ns
th(WR-CS)	Chip-select signal output hold time (WR standard)		(Note 1)		ns
td(BCLK-ALE)	ALE signal output delay time			18	ns
th(BCLK-ALE)	ALE signal output hold time		-2		ns
td(BCLK-RD)	RD signal output delay time			18	ns
th(BCLK-RD)	RD signal output hold time		-5		ns
td(BCLK-WR)	WR signal output delay time			18	ns
td(BCLK-WR)	WR signal output hold time		-3		ns
td(DB-WR)	Data output delay time (WR standard)		(Note 1)		ns
th(WR-DB)	Data output hold time (WR standard)		(Note 1)		ns
tw(WR)	Write pulse width		(Note 1)		ns

NOTES:

1. A value can be obtained from the following expressions according to the BCLK frequency.

$$td(DB - WR) = \frac{10^9}{f(BCLK)} - 20 \quad [ns]$$

$$th(WR - DB) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$th(WR - AD) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$th(WR - CS) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$tw(WR) = \frac{10^9}{f(BCLK) \times 2} - 15 \quad [ns]$$

V_{CC} = 5V

Switching Characteristics

(V_{CC} = 4.2 to 5.5V, V_{SS} = 0V at Topr = -20 to 85°C unless otherwise specified)

**Table 5.20 Memory Expansion Mode and Microprocessor Mode
(With a Wait State, Accessing an External Memory)**

Symbol	Parameter	Measurement condition	Standard		Unit
			Min	Max	
td(BCLK-AD)	Address output delay time	See Figure 5.1		18	ns
th(BCLK-AD)	Address output hold time (BCLK standard)		-3		ns
th(RD-AD)	Address output hold time (RD standard)		0		ns
th(WR-AD)	Address output hold time (WR standard)		(Note 1)		ns
td(BCLK-CS)	Chip-select signal output delay time			18	ns
th(BCLK-CS)	Chip-select signal output hold time (BCLK standard)		-3		ns
th(RD-CS)	Chip-select signal output hold time (RD standard)		0		ns
th(WR-CS)	Chip-select signal output hold time (WR standard)		(Note 1)		ns
td(BCLK-ALE)	ALE signal output delay time			18	ns
th(BCLK-ALE)	ALE signal output hold time		-2		ns
td(BCLK-RD)	RD signal output delay time			18	ns
th(BCLK-RD)	RD signal output hold time		-5		ns
td(BCLK-WR)	WR signal output delay time			18	ns
td(BCLK-WR)	WR signal output hold time		-3		ns
td(DB-WR)	Data output delay time (WR standard)		(Note 1)		ns
th(WR-DB)	Data output hold time (WR standard)		(Note 1)		ns
tw(WR)	Write pulse width		(Note 1)		ns

NOTES:

1. A value can be obtained from the following expressions according to the BCLK frequency.

$$td(DB - WR) = \frac{10^9 \times n}{f(BCLK)} - 20 \quad [ns] \quad (n=1 \text{ with 1 wait state, } n=2 \text{ with 2 wait states} \\ \text{and } n=3 \text{ with 3 wait states})$$

$$th(WR - DB) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$th(WR - AD) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$th(WR - CS) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$tw(WR) = \frac{10^9 \times n}{f(BCLK) \times 2} - 15 \quad [ns] \quad (n=1 \text{ with 1 wait state, } n=3 \text{ with 2 wait states} \\ \text{and } n=5 \text{ with 3 wait states})$$

V_{CC} = 5V

Switching Characteristics

(V_{CC} = 4.2 to 5.5V, V_{SS} = 0V at T_{OPR} = -20 to 85°C unless otherwise specified)

Table 5.21 Memory Expansion Mode and Microprocessor Mode

(With a Wait State, Accessing an External Memory and Selecting a Space with the Multiplexed Bus)

Symbol	Parameter	Measurement condition	Standard		Unit
			Min	Max	
td(BCLK-AD)	Address output delay time	See Figure 5.1		18	ns
th(BCLK-AD)	Address output hold time (BCLK standard)		-3		ns
th(RD-AD)	Address output hold time (RD standard)		(Note 1)		ns
th(WR-AD)	Address output hold time (WR standard)		(Note 1)		ns
td(BCLK-CS)	Chip-select signal output delay time			18	ns
th(BCLK-CS)	Chip-select signal output hold time (BCLK standard)		-3		ns
th(RD-CS)	Chip-select signal output hold time (RD standard)		(Note 1)		ns
th(WR-CS)	Chip-select signal output hold time (WR standard)		(Note 1)		ns
td(BCLK-RD)	RD signal output delay time			18	ns
th(BCLK-AD)	RD signal output hold time		-5		ns
td(BCLK-WR)	WR signal output delay time			18	ns
td(BCLK-WR)	WR signal output hold time		-3		ns
td(DB-WR)	Data output delay time (WR standard)		(Note 1)		ns
th(DB-WR)	Data output hold time (WR standard)		(Note 1)		ns
td(BCLK-ALE)	ALE signal output delay time (BCLK standard)			18	ns
th(BCLK-ALE)	ALE signal output hold time (BCLK standard)		-2		ns
td(AD-ALE)	ALE signal output delay time (address standard)		(Note 1)		ns
th(ALE-AD)	ALE signal output hold time (address standard)		(Note 1)		ns
tdz(RD-AD)	Address output high-impedance time			8	ns

NOTES:

1. A value can be obtained from the following expressions according to the BCLK frequency.

$$th(RD - AD) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$th(WR - AD) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$th(RD - CS) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$th(WR - CS) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$td(DB - WR) = \frac{10^9 \times m}{f(BCLK) \times 2} - 25 \quad [ns] \quad (m=3 \text{ with 2 wait states and } m=5 \text{ with 3 wait states})$$

$$th(WR - DB) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$td(AD - ALE) = \frac{10^9}{f(BCLK) \times 2} - 20 \quad [ns]$$

$$th(ALE - AD) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

V_{CC} = 5V

Switching Characteristics

(V_{CC} = 4.2 to 5.5V, V_{SS} = 0V at T_{OPR} = -20 to 85°C unless otherwise specified)

Table 5.22 Memory Expansion Mode and Microprocessor Mode

(With a Wait State, Accessing an External Memory and Selecting the DRAM Area)

Symbol	Parameter	Measurement condition	Standard		Unit
			Min	Max	
td(BCLK-AD)	Row address output delay time	See Figure 5.1		18	ns
th(BCLK-AD)	Row address output hold time (BCLK standard)		-3		ns
th(BCLK-CAD)	Column address output delay time			18	ns
td(BCLK-CAD)	Column address output hold time (BCLK standard)		-3		ns
th(RAS-RAD)	Row address output hold time after RAS output		(Note 1)		ns
td(BCLK-RAS)	RAS output delay time (BCLK standard)			18	ns
th(BCLK-RAS)	RAS output hold time (BCLK standard)		-3		ns
t _{RP}	RAS high ("H") hold time		(Note 1)		ns
td(BCLK-CAS)	CAS output delay time (BCLK standard)			18	ns
th(BCLK-CAS)	CAS output hold time (BCLK standard)		-3		ns
td(BCLK-DW)	DW output delay time (BCLK standard)			18	ns
th(BCLK-DW)	DW output hold time (BCLK standard)		-5		ns
tsu(DB-CAS)	CAS output setup time after DB output		(Note 1)		ns
th(BCLK-DB)	DB signal output hold time (BCLK standard)		-7		ns
tsu(CAS-RAS)	CAS output setup time before RAS output (refresh)		(Note 1)		ns

NOTES:


1. A value can be obtained from the following expressions according to the BCLK frequency.

$$th(RAS - RAD) = \frac{10^9}{f(BCLK) \times 2} - 13 \quad [ns]$$

$$t_{RP} = \frac{10^9}{f(BCLK) \times 2} \times 3 - 20 \quad [ns]$$

$$tsu(DB - CAS) = \frac{10^9}{f(BCLK)} - 20 \quad [ns]$$

$$tsu(CAS - RAS) = \frac{10^9}{f(BCLK) \times 2} - 13 \quad [ns]$$



NOTES:

1. P11 to P15 are provided in the 144-pin package only.

Figure 5.1 P0 to P15 Measurement Circuit




Figure 5.2 Vcc=5V Timing Diagram (1)





Figure 5.3 Vcc=5V Timing Diagram (2)

Memory expansion mode and microprocessor mode
(with a wait state, when accessing an external memory and using the multiplexed bus)

Vcc=5V


Read timing



NOTES:

1. It varies with the operation frequency.
 $td(AD-ALE) = (tcyc/2-20)\text{ns}.\text{min}$
 $th(ALE-AD) = (tcyc/2-10)\text{ns}.\text{min}$, $th(RD-AD) = (tcyc/2-10)\text{ns}.\text{min}$, $th(RD-CS) = (tcyc/2-10)\text{ns}.\text{min}$
 $tac3(RD-DB) = (tcyc/2 \times m-35)\text{ns}.\text{max}$ ($m=3$ with 2 wait states and $m=5$ with 3 wait states)
 $tac3(AD-DB) = (tcyc/2 \times n-35)\text{ns}.\text{max}$ ($n=5$ with 2 wait states and $n=7$ with 3 wait states)

Write timing (written in 2 cycles with no wait state)



NOTES:

1. It varies with the operation frequency.
 $td(AD-ALE) = (tcyc/2-20)\text{ns}.\text{min}$
 $th(ALE-AD) = (tcyc/2-10)\text{ns}.\text{min}$, $th(WR-AD) = (tcyc/2-10)\text{ns}.\text{min}$
 $th(WR-CS) = (tcyc/2-10)\text{ns}.\text{min}$, $th(WR-DB) = (tcyc/2-10)\text{ns}.\text{min}$
 $td(DB-WR) = (tcyc/2 \times m-25)\text{ns}.\text{min}$

Measurement conditions

- Vcc=4.2 to 5.5V
- Input high and low voltage:
 $VIH=2.5V$, $VIL=0.8V$
- Output high and low voltage:
 $VOH=2.0V$, $VOH=0.8V$

Figure 5.4 Vcc=5V Timing Diagram (3)




Figure 5.5 Vcc=5V Timing Diagram (4)





Figure 5.6 Vcc=5V Timing Diagram (5)


Memory expansion mode and microprocessor mode Refresh timing (CAS-before-RAS refresh)



NOTES :

1. It varies with the operation frequency.
 $tsu(CAS-RAS) = (t_{cyc}/2-13)\text{ns.min}$

Refresh timing (Self-refresh)



NOTES:

1. It varies with the operation frequency.
 $tsu(CAS-RAS) = (t_{cyc}/2-13)\text{ns.min}$

Measurement conditions

- $V_{cc}=4.2$ to 5.5V
- Input high and low voltage: $V_{IH}=2.5\text{V}$, $V_{IL}=0.8\text{V}$
- Output high and low voltage: $V_{OH}=2.0\text{V}$, $V_{OL}=0.8\text{V}$

Figure 5.7 $V_{cc}=5\text{V}$ Timing Diagram (6)






Figure 5.8 Vcc=5V Timing Diagram (7)

Memory expansion mode and microprocessor mode

(Valid only with a wait state)



(Valid with a wait state or with no wait state)



Measurement conditions

- $V_{CC}=4.2$ to $5.5V$
- Input high and low voltage: $V_{IH}=4.0V$, $V_{IL}=1.0V$
- Output high and low voltage: $V_{OH}=2.5V$, $V_{OL}=2.5V$

Figure 5.9 $V_{CC}=5V$ Timing Diagram (8)

V_{CC} = 3.3V

Table 5.23 Electrical Characteristics (V_{CC}=3.0 to 3.6V, V_{SS}=0V at T_{opr} = -20 to 85°C, unless otherwise specified)

Symbol	Parameter	Condition	Standard			Unit	
			Min	Typ	Max		
V _{OH}	Output high ("H") voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₂ -P7 ₇ , P8 ₀ -P8 ₄ , P8 ₆ , P8 ₇ , P9 ₀ -P9 ₇ , P10 ₀ -P10 ₇ , P11 ₀ -P11 ₄ , P12 ₀ -P12 ₇ , P13 ₀ -P13 ₇ , P14 ₀ -P14 ₆ , P15 ₀ -P15 ₇ ⁽¹⁾	I _O =-1mA	2.7			V	
		X _{OUT}	I _O =-0.1mA	2.7		V	
		X _{OUT}	No load applied		3.3	V	
V _{OL}	Output low ("L") voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₂ -P7 ₇ , P8 ₀ -P8 ₄ , P8 ₆ , P8 ₇ , P9 ₀ -P9 ₇ , P10 ₀ -P10 ₇ , P11 ₀ -P11 ₄ , P12 ₀ -P12 ₇ , P13 ₀ -P13 ₇ , P14 ₀ -P14 ₆ , P15 ₀ -P15 ₇ ⁽¹⁾	I _O =1mA			0.5	V	
		X _{OUT}	I _O =0.1mA			0.5	V
		X _{OUT}	No load applied		0	V	
V _{T+} -V _{T-}	Hysteresis HOLD, RDY, TA0 _{IN} -TA4 _{IN} , TB0 _{IN} -TB5 _{IN} , INT0-INT5, AD _{TRG} , CTS0-CTS4, CLK0-CLK4, TA0 _{out} -TA4 _{out} , NMI, K10-K13, RxD0-RxD4, SCL0-SCL4, SDA0-SDA4, RESET		0.2		1.0	V	
				0.2		1.8	V
I _{IH}	Input high ("H") current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₂ -P7 ₇ , P8 ₀ -P8 ₇ , P9 ₀ -P9 ₇ , P10 ₀ -P10 ₇ , P11 ₀ -P11 ₄ , P12 ₀ -P12 ₇ , P13 ₀ -P13 ₇ , P14 ₀ -P14 ₆ , P15 ₀ -P15 ₇ ⁽¹⁾ , X _{IN} , RESET, CNV _{SS} , BYTE	V _I =V _{CC}			4.0	μA	
I _{IL}	Input low ("L") current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₂ -P7 ₇ , P8 ₀ -P8 ₇ , P9 ₀ -P9 ₇ , P10 ₀ -P10 ₇ , P11 ₀ -P11 ₄ , P12 ₀ -P12 ₇ , P13 ₀ -P13 ₇ , P14 ₀ -P14 ₆ , P15 ₀ -P15 ₇ ⁽¹⁾ , X _{IN} , RESET, CNV _{SS} , BYTE	V _I =0V			-4.0	μA	
R _{PULLUP}	Pull-up resistance P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₂ -P7 ₇ , P8 ₀ -P8 ₄ , P8 ₆ , P8 ₇ , P9 ₀ -P9 ₇ , P10 ₀ -P10 ₇ , P11 ₀ -P11 ₄ , P12 ₀ -P12 ₇ , P13 ₀ -P13 ₇ , P14 ₀ -P14 ₆ , P15 ₀ -P15 ₇ ⁽¹⁾	V _I =0V	66	120	500	kΩ	
R _{FXIN}	Feedback resistance X _{IN}				3.0	MΩ	
R _{FXCIN}	Feedback resistance X _{CIN}				20.0	MΩ	
V _{RAM}	RAM standby voltage Through VDC			2.5		V	
				2.0			
I _{CC}	Power supply current Measurement condition: In single-chip mode, output pins are left open and other pins are connected to V _{SS} .	f(X _{IN})=20 MHz, square wave, no division			17	mA	
		f(X _{CIN})=32 kHz, with a wait state, not through VDC, T _{opr} =25°C			5.0	μA	
		f(X _{CIN})=32 kHz, with a wait state, through VDC, T _{opr} =25°C			340	μA	
		Topr=25°C when the clock stops			0.4	20	μA

NOTES:

1. P11 to P15 are provided in the 144-pin package only.

$V_{CC} = 3.3V$

Table 5.24 A-D Conversion Characteristics ($V_{CC} = AV_{CC} = V_{REF} = 3.0$ to $3.6V$, $V_{SS} = AV_{SS} = 0V$ at $T_{opr} = -20$ to $85^{\circ}C$, unless otherwise specified)

Symbol	Parameter	Measurement condition	Standard			Unit
			Min	Typ	Max	
-	Resolution	$V_{REF}=V_{CC}$			10	Bits
INL	Integral nonlinearity error	No S&H function (8-bit)	$V_{CC}=V_{REF}=3.3V$		± 2	LSB
DNL	Differential nonlinearity error	No S&H function (8-bit)			± 1	LSB
-	Offset error	No S&H function (8-bit)			± 2	LSB
-	Gain error	No S&H function (8-bit)			± 2	LSB
R _{LADDER}	Resistor ladder	$V_{REF}=V_{CC}$	8		40	kΩ
t _{CONV}	8-bit conversion time		4.9			μs
V _{REF}	Reference voltage		3.0		V _{CC}	V
V _{IA}	Analog input voltage		0		V _{REF}	V

S&H: Sample and hold

NOTES:

1. Divide f(X_{IN}), if exceeding 10 MHz, to keep φAD frequency less than or equal to 10 MHz.

Table 5.25 D-A Conversion Characteristics ($V_{CC} = V_{REF} = 3.0$ to $3.6V$, $V_{SS} = AV_{SS} = 0V$ at $T_{opr} = -20$ to $85^{\circ}C$, unless otherwise specified)

Symbol	Parameter	Measurement condition	Standard			Unit
			Min	Typ	Max	
-	Resolution				8	Bits
-	Absolute accuracy				1.0	%
t _{SU}	Setup time				3	μs
R _O	Output resistance		4	10	20	kΩ
I _{VREF}	Reference power supply input current	(Note 1)			1.0	mA

NOTES:

1. Mesurement condition is that one of two D-A converters is used and the DAi register (i=0, 1) for the unused D-A converter to "0016". The resistor ladder in the A-D converter is excluded.
I_{VREF} flows even if the ADICON1 register is set to "0" (no V_{REF} connection).

VCC = 3.3V

Timing Requirements (Vcc = 3.0 to 3.6V, Vss = 0V at Topr = -20 to 85°C unless otherwise specified)

Table 5.26 External Clock Input

Symbol	Parameter	Standard		Unit
		Min	Max	
tc	External clock input cycle time	50		ns
tw(H)	External clock input high ("H") pulse width	22		ns
tw(L)	External clock input low ("L") pulse width	22		ns
tr	External clock rising-edge time		5	ns
tf	External clock falling-edge time		5	ns

Table 5.27 Memory Expansion Mode and Microprocessor Mode

Symbol	Parameter	Standard		Unit
		Min	Max	
tac1(RD-DB)	Data input access time (RD standard, with no wait state)			(Note 1) ns
tac1(AD-DB)	Data input access time (AD standard, CS standard, with no wait state)			(Note 1) ns
tac2(RD-DB)	Data input access time (RD standard, with a wait state)			(Note 1) ns
tac2(AD-DB)	Data input access time (AD standard, CS standard, with a wait state)			(Note 1) ns
tac3(RD-DB)	Data input access time (RD standard, when accessing a space with the multiplexed bus)			(Note 1) ns
tac3(AD-DB)	Data input access time (AD standard, CS standard, when accessing a space with the multiplexed bus)			(Note 1) ns
tac4(RAS-DB)	Data input access time (RAS standard, when accessing a DRAM space)			(Note 1) ns
tac4(CAS-DB)	Data input access time (CAS standard, when accessing a DRAM space)			(Note 1) ns
tac4(CAD-DB)	Data input access time (CAD standard, when accessing a DRAM space)			(Note 1) ns
tsu(DB-BCLK)	Data input setup time	30		ns
tsu(RDY-BCLK)	RDY input setup time	40		ns
tsu(HOLD-BCLK)	HOLD input setup time	60		ns
th(RD-DB)	Data input hold time	0		ns
th(CAS-DB)	Data input hold time	0		ns
th(BCLK-RDY)	RDY input hold time	0		ns
th(BCLK-HOLD)	HOLD input hold time	0		ns
td(BCLK-HLDA)	HLDA output delay time		25	ns

NOTES:

1. A value can be obtained from the following expressions according to the BCLK frequency. Insert a wait state or use lower f(BCLK) as an operation frequency if a calculated value is negative.

$$tac1(RD - DB) = \frac{10^9}{f(BCLK) \times 2} - 35 \quad [ns]$$

$$tac1(AD - DB) = \frac{10^9}{f(BCLK)} - 35 \quad [ns]$$

$$tac2(RD - DB) = \frac{10^9 \times m}{f(BCLK) \times 2} - 35 \quad [ns] \text{ (m=3 with 1 wait state, m=5 with 2 wait states and m=7 with 3 wait states)}$$

$$tac2(AD - DB) = \frac{10^9 \times n}{f(BCLK)} - 35 \quad [ns] \text{ (n=2 with 1 wait state, n=3 with 2 wait states and n=4 with 3 wait states)}$$

$$tac3(RD - DB) = \frac{10^9 \times m}{f(BCLK) \times 2} - 35 \quad [ns] \text{ (m=3 with 2 wait states and m=5 with 3 wait states)}$$

$$tac3(AD - DB) = \frac{10^9 \times n}{f(BCLK) \times 2} - 35 \quad [ns] \text{ (n=5 with 2 wait states and n=7 with 3 wait states)}$$

$$tac4(RAS - DB) = \frac{10^9 \times m}{f(BCLK) \times 2} - 35 \quad [ns] \text{ (m=3 with 1 wait state and m=5 with 2 wait states)}$$

$$tac4(CAS - DB) = \frac{10^9 \times n}{f(BCLK) \times 2} - 35 \quad [ns] \text{ (n=1 with 1 wait state and n=3 with 2 wait states)}$$

$$tac4(CAD - DB) = \frac{10^9 \times l}{f(BCLK)} - 35 \quad [ns] \text{ (l=1 with 1 wait state and l=2 with 2 wait states)}$$

VCC = 3.3V

Timing Requirements

(VCC = 3.0 to 3.6V, VSS = 0V at Topr = -20 to 85°C unless otherwise specified)

Table 5.28 Timer A Input (Count Source Input in Event Counter Mode)

Symbol	Parameter	Standard		Unit
		Min	Max	
tc(TA)	TAiin input cycle time	100		ns
tw(TAH)	TAiin input high ("H") pulse width	40		ns
tw(TAL)	TAiin input low ("L") pulse width	40		ns

Table 5.29 Timer A Input (Gate Input in Timer Mode)

Symbol	Parameter	Standard		Unit
		Min	Max	
tc(TA)	TAiin input cycle time	400		ns
tw(TAH)	TAiin input high ("H") pulse width	200		ns
tw(TAL)	TAiin input low ("L") pulse width	200		ns

Table 5.30 Timer A Input (External Trigger Input in One-Shot Timer Mode)

Symbol	Parameter	Standard		Unit
		Min	Max	
tc(TA)	TAiin input cycle time	200		ns
tw(TAH)	TAiin input high ("H") pulse width	100		ns
tw(TAL)	TAiin input low ("L") pulse width	100		ns

Table 5.31 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

Symbol	Parameter	Standard		Unit
		Min	Max	
tw(TAH)	TAiin input high ("H") pulse width	100		ns
tw(TAL)	TAiin input low ("L") pulse width	100		ns

Table 5.32 Timer A Input (Counter Increment/decrement Input in Event Counter Mode)

Symbol	Parameter	Standard		Unit
		Min	Max	
tc(UP)	TAiour input cycle time	2000		ns
tw(UPH)	TAiour input high ("H") pulse width	1000		ns
tw(UPL)	TAiour input low ("L") pulse width	1000		ns
tsu(UP-TIN)	TAiour input setup time	400		ns
th(TIN-UP)	TAiour input hold time	400		ns

V_{CC} = 3.3V

Timing Requirements

(V_{CC} = 3.0 to 3.6V, V_{SS} = 0V at T_{OPR} = -20 to 85°C unless otherwise specified)

Table 5.33 Timer B input (Count Source Input in Event Counter Mode)

Symbol	Parameter	Standard		Unit
		Min	Max	
t _{C(TB)}	TBiN input cycle time (counted on one edge)	100		ns
t _{W(TBH)}	TBiN input high ("H") pulse width (counted on one edge)	40		ns
t _{W(TBL)}	TBiN input low ("L") pulse width (counted on one edge)	40		ns
t _{C(TB)}	TBiN input cycle time (counted on both edges)	200		ns
t _{W(TBH)}	TBiN input high ("H") pulse width (counted on both edges)	80		ns
t _{W(TBL)}	TBiN input low ("L") pulse width (counted on both edges)	80		ns

Table 5.34 Timer B input (Pulse Period Measurement Mode)

Symbol	Parameter	Standard		Unit
		Min	Max	
t _{C(TB)}	TBiN input cycle time	400		ns
t _{W(TBH)}	TBiN input high ("H") pulse width	200		ns
t _{W(TBL)}	TBiN input low ("L") pulse width	200		ns

Table 5.35 Timer B input (Pulse Width Measurement Mode)

Symbol	Parameter	Standard		Unit
		Min	Max	
t _{C(TB)}	TBiN input cycle time	400		ns
t _{W(TBH)}	TBiN input high ("H") pulse width	200		ns
t _{W(TBL)}	TBiN input low ("L") pulse width	200		ns

Table 5.36 A-D Trigger Input

Symbol	Parameter	Standard		Unit
		Min	Max	
t _{C(AD)}	AD _{TRG} input high ("H") pulse width (trigger available at minimum)	1000		ns
t _{W(ADL)}	AD _{TRG} input low ("L") pulse width	125		ns

Table 5.37 Serial I/O

Symbol	Parameter	Standard		Unit
		Min	Max	
t _{C(CLK)}	CLKi input cycle time	200		ns
t _{W(CLKH)}	CLKi input high ("H") pulse width	100		ns
t _{W(CLKL)}	CLKi input low ("L") pulse width	100		ns
t _{D(CQ)}	TxDi output delay time		80	ns
t _{H(CQ)}	TxDi hold time	0		ns
t _{SU(D-C)}	RxDi input hold time	30		ns
t _{H(CQ)}	RxDi input hold time	90		ns

Table 5.38 External Interrupt INTi input

Symbol	Parameter	Standard		Unit
		Min	Max	
t _{W(INH)}	INTi input high ("H") pulse width	250		ns
t _{W(INL)}	INTi input low ("L") pulse width	250		ns

VCC = 3.3V

Switching Characteristics

(Vcc = 3.0 to 3.6V, Vss = 0V at Topr = -20 to 85°C, unless otherwise specified)

Table 5.39 Memory Expansion Mode and Microprocessor Mode (with No Wait State)

Symbol	Parameter	Measurement condition	Standard		Unit
			Min	Max	
td(BCLK-AD)	Address output delay time	See Figure 5.1		18	ns
th(BCLK-AD)	Address output hold time (BCLK standard)		0		ns
th(RD-AD)	Address output hold time (RD standard)		0		ns
th(WR-AD)	Address output hold time (WR standard)		(Note 1)		ns
td(BCLK-CS)	Chip-select signal output delay time			18	ns
th(BCLK-CS)	Chip-select signal output hold time (BCLK standard)		0		ns
th(RD-CS)	Chip-select signal output hold time (RD standard)		0		ns
th(WR-CS)	Chip-select signal output hold time (WR standard)		(Note 1)		ns
td(BCLK-ALE)	ALE signal output delay time			18	ns
th(BCLK-ALE)	ALE signal output hold time		-2		ns
td(BCLK-RD)	RD signal output delay time			18	ns
th(BCLK-RD)	RD signal output hold time		-3		ns
td(BCLK-WR)	WR signal output delay time			18	ns
td(BCLK-WR)	WR signal output hold time		0		ns
td(DB-WR)	Data output delay time (WR standard)		(Note 1)		ns
th(WR-DB)	Data output hold time (WR standard)		(Note 1)		ns
tw(WR)	WR output width		(Note 1)		ns

NOTES:

1. A value can be obtained from the following expressions according to the BCLK frequency.

$$td(DB - WR) = \frac{10^9}{f(BCLK)} - 20 \quad [ns]$$

$$th(WR - DB) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$th(WR - AD) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$th(WR - CS) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$tw(WR) = \frac{10^9}{f(BCLK) \times 2} - 15 \quad [ns]$$

VCC = 3.3V

Switching Characteristics

(Vcc = 3.0 to 3.6V, Vss = 0V at Topr = -20 to 85°C unless otherwise specified)

**Table 5.40 Memory Expansion Mode and Microprocessor Mode
(With a Wait State, Accessing an External Memory)**

Symbol	Parameter	Measurement condition	Standard		Unit
			Min	Max	
td(BCLK-AD)	Address output delay time	See Figure 5.1		18	ns
th(BCLK-AD)	Address output hold time (BCLK standard)		0		ns
th(RD-AD)	Address output hold time (RD standard)		0		ns
th(WR-AD)	Address output hold time (WR standard)		(Note 1)		ns
td(BCLK-CS)	Chip-select signal output delay time			18	ns
th(BCLK-CS)	Chip-select signal output hold time (BCLK standard)		0		ns
th(RD-CS)	Chip-select signal output hold time (RD standard)		0		ns
th(WR-CS)	Chip-select signal output hold time (WR standard)		(Note 1)		ns
td(BCLK-ALE)	ALE signal output delay time			18	ns
th(BCLK-ALE)	ALE signal output hold time		-2		ns
td(BCLK-RD)	RD signal output delay time			18	ns
th(BCLK-RD)	RD signal output hold time		-3		ns
td(BCLK-WR)	WR signal output delay time			18	ns
td(BCLK-WR)	WR signal output hold time		0		ns
td(DB-WR)	Data output delay time (WR standard)		(Note 1)		ns
th(WR-DB)	Data output hold time (WR standard)		(Note 1)		ns
tw(WR)	WR output width		(Note 1)		ns

NOTES:

1. A value can be obtained from the following expressions according to the BCLK frequency.

$$td(DB - WR) = \frac{10^9 \times n}{f(BCLK)} - 20 \quad [ns] \quad (n=1 \text{ with 1 wait state, } n=2 \text{ with 2 wait states} \\ \text{and } n=3 \text{ with 3 wait states})$$

$$th(WR - DB) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$th(WR - AD) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$th(WR - CS) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$tw(WR) = \frac{10^9 \times n}{f(BCLK) \times 2} - 15 \quad [ns] \quad (n=1 \text{ with 1 wait state, } n=3 \text{ with 2 wait states} \\ \text{and } n=5 \text{ with 3 wait states})$$

VCC = 3.3V

Switching Characteristics

(Vcc = 3.0 to 3.6V, Vss = 0V at Topr = -20 to 85°C unless otherwise specified)

Table 5.41 Memory Expansion Mode and Microprocessor Mode

(With a Wait State, Accessing an External Memory and Selecting a Space with the Multiplexed Bus)

Symbol	Parameter	Measurement condition	Standard		Unit
			Min	Max	
td(BCLK-AD)	Address output delay time	See Figure 5.1		18	ns
th(BCLK-AD)	Address output hold time (BCLK standard)		0		ns
th(RD-AD)	Address output hold time (RD standard)		(Note 1)		ns
th(WR-AD)	Address output hold time (WR standard)		(Note 1)		ns
td(BCLK-CS)	Chip-select signal output delay time			18	ns
th(BCLK-CS)	Chip-select signal output hold time (BCLK standard)		0		ns
th(RD-CS)	Chip-select signal output hold time (RD standard)		(Note 1)		ns
th(WR-CS)	Chip-select signal output hold time (WR standard)		(Note 1)		ns
td(BCLK-RD)	RD signal output delay time			18	ns
th(BCLK-AD)	RD signal output hold time		-3		ns
td(BCLK-WR)	WR signal output delay time			18	ns
td(BCLK-WR)	WR signal output hold time		0		ns
td(DB-WR)	Data output delay time (WR standard)		(Note 1)		ns
th(DB-WR)	Data output hold time (WR standard)		(Note 1)		ns
td(BCLK-ALE)	ALE signal output delay time (BCLK standard)			18	ns
th(BCLK-ALE)	ALE signal output hold time (BCLK standard)		-2		ns
td(AD-ALE)	ALE signal output delay time (address standard)		(Note 1)		ns
th(ALE-AD)	ALE signal output hold time (address standard)		(Note 1)		ns
tdz(RD-AD)	Address output high-impedance time			8	ns

NOTES:

1. A value can be obtained from the following expressions according to the BCLK frequency.

$$th(RD - AD) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$th(WR - AD) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$th(RD - CS) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$th(WR - CS) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$td(DB - WR) = \frac{10^9 \times m}{f(BCLK) \times 2} - 25 \quad [ns] \quad (m=3 \text{ with 2 wait states and } m=5 \text{ with 3 wait states})$$

$$th(WR - DB) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$td(AD - ALE) = \frac{10^9}{f(BCLK) \times 2} - 20 \quad [ns]$$

$$th(ALE - AD) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

VCC = 3.3V

Switching Characteristics

(Vcc = 3.0 to 3.6V, Vss = 0V at Topr = -20 to 85°C unless otherwise specified)

Table 5.42 Memory Expansion Mode and Microprocessor Mode

(With a Wait State, Accessing an External Memory and Selecting the DRAM Area)

Symbol	Parameter	Measurement condition	Standard		Unit
			Min	Max	
td(BCLK-AD)	Row address output delay time	See Figure 5.1		18	ns
th(BCLK-AD)	Row address output hold time (BCLK standard)		0		ns
th(BCLK-CAD)	Column address output delay time			18	ns
td(BCLK-CAD)	Column address output hold time (BCLK standard)		0		ns
th(RAS-RAD)	Row address output hold time after RAS output		(Note 1)		ns
td(BCLK-RAS)	RAS output delay time (BCLK standard)			18	ns
th(BCLK-RAS)	RAS output hold time (BCLK standard)		0		ns
tRP	RAS high ("H") hold time		(Note 1)		ns
td(BCLK-CAS)	CAS output delay time (BCLK standard)			18	ns
th(BCLK-CAS)	CAS output hold time (BCLK standard)		0		ns
td(BCLK-DW)	DW output delay time (BCLK standard)			18	ns
th(BCLK-DW)	DW output hold time (BCLK standard)		-3		ns
tsu(DB-CAS)	CAS output setup time after DB output		(Note 1)		ns
th(BCLK-DB)	DB signal output hold time (BCLK standard)		-7		ns
tsu(CAS-RAS)	CAS output setup time before RAS output (refresh)		(Note 1)		ns

NOTES:

1. A value can be obtained from the following expressions according to the BCLK frequency.

$$th(RAS - RAD) = \frac{10^9}{f(BCLK) \times 2} - 13 \quad [ns]$$

$$tRP = \frac{10^9 \times 3}{f(BCLK) \times 2} - 20 \quad [ns]$$

$$tsu(DB - CAS) = \frac{10^9}{f(BCLK)} - 20 \quad [ns]$$

$$tsu(CAS - RAS) = \frac{10^9}{f(BCLK) \times 2} - 13 \quad [ns]$$




Figure 5.10 Vcc=3.3V Timing Diagram (1)





Figure 5.11 Vcc=3.3V Timing Diagram (2)

Memory expansion mode and microprocessor mode
(with a wait state, when accessing an external memory and using the multiplexed bus)

Vcc=3.3V

Read timing



NOTES:

1. It varies with the operation frequency.


td(AD-ALE)=(tcyc/2-20)ns.min

th(ALE-AD)=(tcyc/2-10)ns.min, th(RD-AD)=(tcyc/2-10)ns.min, th(RD-CS)=(tcyc/2-10)ns.min

tac3(RD-DB)=(tcyc/2 x m-35)ns.max (m=3 with 2 wait states and m=5 with 3 wait states)

tac3(AD-DB)=(tcyc/2 x n-35)ns.max (n=5 with 2 wait states and n=7 with 3 wait states)

Write Timing



NOTES:

1. It varies with the operation frequency.

td(AD-ALE)=(tcyc/2-20)ns.min

th(ALE-AD)=(tcyc/2-10)ns.min, th(WR-AD)=(tcyc/2-10)ns.min

th(WR-CS)=(tcyc/2-10)ns.min, th(WR-DB)=(tcyc/2-10)ns.min

tdz(DB-WR)=(tcyc/2 x m-25)ns.min

(m=3 with 2 wait states and m=5 with 3 wait states)

Measurement conditions


- Vcc=3.0 to 3.6V
- Input high and low voltage:
ViH=1.5V, ViL=0.5V
- Output high and low voltage:
VoH=1.5V, VoL=1.5V

Figure 5.12 Vcc=3.3V Timing Diagram (3)

Memory expansion mode and microprocessor mode
(With 2 wait states, when accessing the DRAM area)

Vcc=3.3V

Read timing



NOTES:

1. A value is guaranteed with no external factor. Maximum 35ns is guaranteed for the followings:

$$\begin{aligned} & \text{td(BCLK-RAS)} + \text{tsu(DB-BCLK)} \\ & \text{td(BCLK-CAS)} + \text{tsu(DB-BCLK)} \\ & \text{td(BCLK-CAD)} + \text{tsu(DB-BCLK)} \end{aligned}$$

2. It varies with the operation frequency.

$$\text{tac4(RAS-DB)} = (\text{tcyc}/2 \times m - 35)\text{ns.max} \quad (m=3 \text{ with 1 wait state and } m=5 \text{ with 2 wait states})$$

$$\text{tac4(CAS-DB)} = (\text{tcyc}/2 \times n - 35)\text{ns.max} \quad (n=1 \text{ with 1 wait state and } n=3 \text{ with 2 wait states})$$

$$\text{tac4(CAD-DB)} = (\text{tcyc}/2 \times l - 35)\text{ns.max} \quad (l=1 \text{ with 1 wait state and } l=2 \text{ with 2 wait states})$$

$$\text{th(RAS-RAD)} = (\text{tcyc}/2 - 13)\text{ns.min}$$

$$\text{tRP} = (\text{tcyc}/2 \times 3 - 20)\text{ns.min}$$

Measurement conditions


- Vcc=3.0 to 3.6V
- Input high and low voltage: VIH=1.5V, Vil=0.5V
- Output high and low voltage: VOH=1.5V, VOL=1.5V

Figure 5.13 Vcc=3.3V Timing Diagram (4)

Memory expansion mode and microprocessor mode
(With 2 wait states, when accessing the DRAM area)

Vcc=3.3V

Write timing



NOTES:


1. It varies with the operation frequency.
 $t_{H(RAS-RAD)} = (t_{CYC}/2 - 13)\text{ns}.\text{min}$
 $t_{RP} = (t_{CYC}/2 \times 3 - 20)\text{ns}.\text{min}$
 $t_{SU(DB-CAS)} = (t_{CYC} - 20)\text{ns}.\text{min}$

Measurement conditions

- Vcc=3.0 to 3.6V
- Input high and low voltage:
 $V_{IH}=1.5V$, $V_{IL}=0.5V$
- Output high and low voltage:
 $V_{OH}=1.5V$, $V_{OL}=1.5V$

Figure 5.14 Vcc=3.3V Timing Diagram (5)


Memory expansion mode and microprocessor mode Vcc=3.3V
Refresh timing (CAS-before-RAS refresh)



NOTES:

1. It varies with the operation frequency.
 $tsu(CAS-RAS) = (t_{cyc}/2 - 13)\text{ns.min}$

Refresh timing (Self-refresh)



NOTES:

1. It varies with the operation frequency.
 $tsu(CAS-RAS) = (t_{cyc}/2 - 13)\text{ns.min}$

Measurement conditions

- $V_{cc} = 3.0$ to 3.6V
- Input high and low voltage: $V_{IH} = 1.5\text{V}$, $V_{IL} = 0.5\text{V}$
- Output high and low voltage: $V_{OH} = 1.5\text{V}$, $V_{OL} = 1.5\text{V}$

Figure 5.15 V_{cc}=3.3V Timing Diagram (6)




Figure 5.16 $V_{CC}=3.3V$ Timing Diagram (7)





Figure 5.17 $V_{CC}=3.3V$ Timing Diagram (8)


Package Dimensions

144P6Q-A

EIAJ Package Code	JEDEC Code	Weight(g)	Lead Material
LQFP144-P-2020-0.50	-	1.23	Cu Alloy




Plastic 144pin 20X20mm body LQFP




Symbol	Dimension in Millimeters		
	Min	Nom	Max
A	—	—	1.7
A1	0.05	0.125	0.2
A2	—	1.4	—
b	0.17	0.22	0.27
c	0.105	0.125	0.175
D	19.9	20.0	20.1
E	19.9	20.0	20.1
[e]	—	0.5	—
HD	21.8	22.0	22.2
HE	21.8	22.0	22.2
L	0.35	0.5	0.65
L1	—	1.0	—
Lp	0.45	0.6	0.75
[A3]	—	0.25	—
x	—	—	0.08
y	—	—	0.1
theta	0°	—	8°
b2	—	0.225	—
l2	0.95	—	—
MD	—	20.4	—
ME	—	20.4	—

100P6S-A

EIAJ Package Code	JEDEC Code	Weight(g)	Lead Material
QFP100-P-1420-0.65	-	1.58	Alloy 42




Plastic 100pin 14X20mm body QFP




Symbol	Dimension in Millimeters		
	Min	Nom	Max
A	—	—	3.05
A1	0	0.1	0.2
A2	—	2.8	—
b	0.25	0.3	0.4
c	0.13	0.15	0.2
D	13.8	14.0	14.2
E	19.8	20.0	20.2
[e]	—	0.65	—
HD	16.5	16.8	17.1
HE	22.5	22.8	23.1
L	0.4	0.6	0.8
L1	—	1.4	—
y	—	—	0.1
theta	0°	—	10°
b2	—	0.35	—
l2	1.3	—	—
MD	—	14.6	—
ME	—	20.6	—

100P6Q-A (MMP)


EIAJ Package Code	JEDEC Code	Weight(g)	Lead Material
LQFP100-P-1414-0.50	-	0.63	Cu Alloy



Plastic 100pin 14X14mm body LQFP



Recommended Mount Pad



Symbol	Dimension in Millimeters		
	Min	Nom	Max
A	—	—	1.7
A ₁	0	0.1	0.2
A ₂	—	1.4	—
b	0.13	0.18	0.28
c	0.105	0.125	0.175
D	13.9	14.0	14.1
E	13.9	14.0	14.1
[e]	—	0.5	—
H _D	15.8	16.0	16.2
H _E	15.8	16.0	16.2
L	0.3	0.5	0.7
L ₁	—	1.0	—
L _p	0.45	0.6	0.75
[A ₃]	—	0.25	—
x	—	—	0.08
y	—	—	0.1
θ	0°	—	10°
b ₂	—	0.225	—
l ₂	0.9	—	—
M _D	—	14.4	—
M _E	—	14.4	—

REVISION HISTORY

M32C/81 Group Short Sheet/Data Sheet

Rev.	Date	Description	
		Page	Summary
0.20	01/06/2003		New Document
0.30	30/09/2003		<p>Overview</p> <ul style="list-style-type: none"> - “1.2 Difference between the M32C/81 Group and the M32C/83 Group” has been modified. <p>2</p> <ul style="list-style-type: none"> - “DRAMC” and “Oscillator stop detect function” have been added to Tables 1.1 and 1.2 - VREF pin has been changed from analog input pin to control pin. <p>3 to 4</p> <ul style="list-style-type: none"> - SDA0 to SDA4 pins have been changed from output pins to I/O pins. <p>10,14</p> <ul style="list-style-type: none"> - Description of intelligent I/O has been modified. <p>16 to 18</p> <ul style="list-style-type: none"> - OUTC30, OUTC32, ISTxD3 and ISRxD3 have been deleted from port P8. - Intelligent I/O pin has been deleted from port P12. <p>17</p> <ul style="list-style-type: none"> - BEIN and BEOUT pins have been modified to IEIN and IEOUT pins in port P13. <p>SFR</p> <ul style="list-style-type: none"> - Details of addresses not modifiable by the user has been deleted. <p>25 to 34</p> <ul style="list-style-type: none"> - 001F16 to 002516 and 003016 to 003516 have been deleted. <p>24,25</p> <ul style="list-style-type: none"> - Value after RLVL register reset has been modified. <p>27</p> <ul style="list-style-type: none"> - Function select register A6 has been deleted. <p>41</p> <p>Electrical Characteristics</p> <ul style="list-style-type: none"> - Maximum value of sub clock oscillation frequency has been added in Table 5.2. - Value of 8-bit conversion time has been modified in Table 5.24 <p>46</p> <p>66</p>

Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (<http://www.renesas.com>).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.



<http://www.renesas.com>