## ML63326 <br> User's Manual

CMOS 4-bit microcontroller

## Preliminary

## SECOND EDITION

ISSUE DATE: Sep. 1999

## NOTICE

1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date.
2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs.
3. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature.
4. Oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range.
5. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.
6. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans. Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems.
7. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these.
8. No part of the contents contained herein may be reprinted or reproduced without our prior permission.
9. MS-DOS is a registered trademark of Microsoft Corporation.

Copyright 1999 Oki Electric Industry Co., Ltd.

## Preface

This manual describes the hardware of Oki's original CMOS 4-bit microcontroller ML63326.
Refer to the "nX-4/250 Core Instruction Manual" for details of the 4-bit CPU core nX-4/250 which is built in the ML63326.

The manuals related to the ML63326 are shown below.

- nX-4/250 Core Instruction Manual:

Describes the base architecture and instruction set of $n X-4 / 250$ core.

- SASM63K User's Manual:

Describes the structured assembler operation and assembler language specification.

- Dr. 63326 User's Manual:

Describes the hardware of the emulator.

- DT63K Debugger User's Manual:

Describes the debugger commands.

> This document is subject to change without notice.

## Notation

Classification
Notation
Description
Numeric value

Unit

Symbol

Terminology
"H" level
"L" level

> xxh, xxH
> xxb

Represents a hexadecimal number.
Represents a binary number.
1 word = 16 bits
1 byte $=2$ nibbles $=8$ bits
1 nibble $=4$ bits
$10^{6}$
$2^{10}=1024$
$10^{3}=1000$
$10^{-3}$
10-6
10-9
second, s (lower case)
KB
MB
second
$1 \mathrm{~KB}=1$ kilobyte $=1024$ bytes
$1 \mathrm{MB}=1$ megabyte $=220$ bytes
$=1,048,576$ bytes


Note:
Gives more information about mistakable items.

Indicates high side voltage signal levels $\mathrm{V}_{\mathrm{IH}}$ and $\mathrm{V}_{\mathrm{OH}}$ as specified by the electrical characteristics. Indicates low side voltage signal levels $\mathrm{V}_{\text {IL }}$ and $\mathrm{V}_{\mathrm{OL}}$ as specified by the electrical characteristics.

Register description
Invalid bit : When read, a value of " 1 " is always obtained. Write operations are invalid. R/W attribute : "R" indicates data can be read and "W" indicates data can be written.


## Table of Contents

## Chapter 1 Overview

1.1 Overview ..... 1-1
1.2 Features ..... 1-1
1.3 Function List ..... 1-5
1.4 Block Diagram ..... 1-6
1.5 Pin Configuration ..... 1-7
1.6 Pin Descriptions ..... 1-11
1.6.1 Descriptions of the Basic Pin Functions ..... 1-11
1.6.2 Descriptions of the Secondary Pin Functions ..... 1-16
1.6.3 Unused Pin Processing ..... 1-18
1.7 Basic Timing ..... 1-19
1.7.1 Basic Timing of CPU Operation ..... 1-19
1.7.2 Port I/O Basic Timing ..... 1-19
1.7.3 Interrupt Basic Timing ..... 1-21
Chapter 2 CPU and Memory Spaces
2.1 Overview ..... 2-1
2.2 Registers ..... 2-1
2.2.1 Accumulator (A) ..... 2-1
2.2.2 Flag Register ..... 2-1
2.2.2.1 Carry Flag (C) ..... 2-1
2.2.2.2 Zero Flag (Z) ..... 2-2
2.2.2.3 G Flag (G) ..... 2-2
2.2.3 Master Interrupt Enable Flag (MIE) ..... 2-2
2.2.4 Current Bank Register (CBR), Extra Bank Register (EBR), HL Register (HL), XY Register (XY) ..... 2-3
2.2.5 Program Counter (PC) ..... 2-4
2.2.6 RA Registers (RA3, RA2, RA1, RA0) ..... 2-4
2.2.7 Stack Pointer (SP) and Call Stack ..... 2-5
2.2.8 Register Stack Pointer (RSP) and Register Stack ..... 2-6
2.3 Memory Spaces ..... 2-7
2.3.1 Program Memory Space ..... 2-7
2.3.2 Data Memory Space ..... 2-8
2.3.3 Memory Space for Voice Synthesis and Character Data ..... 2-9
2.3.4 External Memory Space ..... 2-10

## Chapter 3 CPU Control Functions

3.1 Overview ..... 3-1
3.2 System Reset Mode (RST) ..... 3-2
3.2.1 Transfer to and State of System Reset Mode ..... 3-2
3.3 Halt Mode ..... 3-3
3.3.1 Transfer to and State of Halt Mode ..... 3-3
3.3.2 Halt Mode Release ..... 3-4
3.3.2.1 Release of Halt Mode by Interrupt ..... 3-4
3.3.2.2 Release of Halt Mode by RESET Pin ..... 3-4
3.3.3 Melody Data Interrupt and Halt Mode Release ..... 3-5
3.3.4 Note Concerning HALT Instruction ..... 3-5
Chapter 4 Interrupt (INT326)
4.1 Overview ..... 4-1
4.2 Interrupt Registers ..... 4-3
4.3 Interrupt Sequence ..... 4-10
4.3.1 Interrupt Processing ..... 4-10
4.3.2 Return from an Interrupt Routine ..... 4-11
4.3.3 Interrupt Hold Instructions ..... 4-11
Chapter 5 Clock Generator Circuit (OSC)
5.1 Overview ..... 5-1
5.2 Clock Generator Circuit Configuration ..... 5-1
5.3 Low-Speed Clock Generator Circuit ..... 5-2
5.4 High-Speed Clock Generator Circuit ..... 5-4
5.5 System Clock Control ..... 5-6
5.6 Frequency Control Register (FCON) ..... 5-7
5.7 System Clock Select Timing ..... 5-8
Chapter 6 Time Base Counter (TBC)
6.1 Overview ..... 6-1
6.2 Time Base Counter Configuration ..... 6-1
6.3 Time Base Counter Registers ..... 6-2
6.4 Time Base Counter Operation ..... 6-3

## Chapter 7 Timers (TIMER)

7.1 Overview ..... 7-1
7.2 Timer Configuration ..... 7-1
7.3 Timer Registers ..... 7-3
7.4 Timer Operation ..... 7-14
7.4.1 Timer Clock ..... 7-14
7.4.2 Timer Data Registers ..... 7-14
7.4.3 Timer Counter Registers ..... 7-14
7.4.4 Timer Interrupt Requests and Overflow Flags ..... 7-15
7.4.5 Auto-Reload Mode Operation ..... 7-16
7.4.6 Capture Mode Operation ..... 7-18
7.4.7 Frequency Measurement Mode Operation ..... 7-21
Chapter 8100 Hz Timer Counter (100HzTC)
8.1 Overview ..... 8-1
8.2 100 Hz Timer Counter Configuration ..... 8-1
8.3 100 Hz Timer Counter Registers ..... 8-2
8.4100 Hz Timer Counter Operation ..... 8-3
Chapter 9 Watchdog Timer (WDT)
9.1 Overview ..... 9-1
9.2 Watchdog Timer Configuration ..... 9-1
9.3 Watchdog Timer Control Register (WDTCON) ..... 9-2
9.4 Watchdog Timer Operation ..... 9-2

## Chapter 10 Ports (INPUT, OUTPUT, I/O PORT)

10.1 Overview ..... 10-1
10.2 Ports List ..... 10-1
10.3 Port 0 (P0.0-P0.3) ..... 10-2
10.3.1 Port 0 Configuration ..... 10-2
10.3.2 Port 0 Registers ..... 10-2
10.3.3 Port 0 External Interrupt Functions (External Interrupt 5) ..... 10-5
10.4 Ports 4-7 (P4.0-P4.3, P5.0-P5.3, P6.0-P6.3, P7.0-P7.3) ..... 10-7
10.4.1 Port 4-7 Configuration ..... 10-7
10.4.2 Port 4-7 Registers ..... 10-8
10.5 Port 8, Port 9, Port A (P8.0, P8.1, P9.0-P9.3, PA.0-PA.3) ..... 10-15
10.5.1 Port 8, Port 9, Port A Configuration ..... 10-15
10.5.2 Port 8, Port 9, Port A Registers ..... 10-16
10.6 Port B (PB.0-PB.3) ..... 10-24
10.6.1 Port B Configuration ..... 10-24
10.6.2 Port B Registers ..... 10-25
10.6.3 Port B External Interrupt Function (External Interrupt 0) ..... 10-29
10.7 Port E (PE.0-PE.3) ..... 10-30
10.7.1 Port E Configuration ..... 10-30
10.7.2 Port E Registers ..... 10-31
10.7.3 Port E. 3 External Interrupt Function (External Interrupt 2) ..... 10-34
10.8 Port F (PF.0-PF.3) ..... 10-35
10.8.1 Port F Configuration ..... 10-35
10.8.2 Port F Registers ..... 10-36
10.8.3 Port F External Interrupt Function (External Interrupt 3) ..... 10-40
Chapter 11 External Memory Transfer Function (EXTMEM)
11.1 Overview ..... 11-1
11.2 Connection with the External Memory ..... 11-2
11.3 External Memory Address Space ..... 11-3
11.4 Setting of Secondary Port Functions ..... 11-4
11.5 Distinction between ROM Area inside the Chip and Memory Area External to the Chip ..... 11-4
11.6 Reading from External Memory ..... 11-5
11.7 Reading from the Voice ROM inside the Chip ..... 11-6
11.8 Writing to External Memory ..... 11-7
Chapter 12 Melody Driver (MELODY63K)
12.1 Overview ..... 12-1
12.2 Melody Driver Configuration ..... 12-1
12.3 Melody Driver Registers ..... 12-2
12.4 Melody Circuit Operation ..... 12-4
12.4.1 Tempo Data ..... 12-5
12.4.2 Melody Data ..... 12-6
12.4.3 Melody Circuit Application Example ..... 12-9
12.5 Buzzer Circuit Operation ..... 12-10
12.6 Melody/Buzzer Output Selector Circuit ..... 12-12
12.7 Differences with Voice Synthesis Section Melody/Buzzer Output ..... 12-13

## Chapter 13 Voice Synthesis

13.1 Overview ..... 13-1
13.2 Voice Synthesis Section Configuration ..... 13-1
13.3 Registers Related to the Voice Synthesis Section ..... 13-3
13.4 Voice ROM ..... 13-8
13.4.1 Voice ROM Configuration ..... 13-8
13.4.2 Creation of Voice ROM Store Data ..... 13-9
13.5 Voice Synthesis Section Clock Input Frequency ..... 13-10
13.6 Operation of the Voice Synthesis Section ..... 13-11
13.6.1 Description of Pins Related to Voice Synthesis ..... 13-11
13.6.2 Phrase Address and Stop Code ..... 13-12
13.7 Voice ..... 13-13
13.7.1 Voice Reproduction Method ..... 13-13
13.7.1.1 4-Bit ADPCM Method ..... 13-13
13.7.1.2 8-Bit Straight PCM Method ..... 13-13
13.7.1.3 8-Bit Nonlinear PCM ..... 13-13
13.7.2 Forcible Stopping of Voice Output ..... 13-13
13.7.3 Voice Output Procedure ..... 13-14
13.8 Voice Output Duration ..... 13-17
13.9 Melody ..... 13-18
13.9.1 Tempo Data ..... 13-18
13.9.2 Melody Data ..... 13-20
13.9.3 Melody Circuit Application Example ..... 13-24
13.9.4 Melody Output Procedure ..... 13-25
13.10 Buzzer ..... 13-27
13.10.1 Buzzer Output Procedure ..... 13-28
13.11 Example of Connections Made for Extending the Voice Data Area ..... 13-29
13.12 Example of Connections Made When Using a Piezoelectric Speaker ..... 13-30
Chapter 14 Shift Register (SFT)
14.1 Overview ..... 14-1
14.2 Shift Register Configuration ..... 14-1
14.3 Shift Registers ..... 14-2
14.4 Shift Register Operation ..... 14-4
14.5 Shift Register Application Example ..... 14-6
Chapter 15 LCD Driver (LCD)
15.1 Overview ..... 15-1
15.2 LCD Driver Configuration ..... 15-1
15.3 LCD Driver Registers ..... 15-2
15.4 LCD Driver Operation ..... 15-5
15.5 Bias Generator (BIAS) ..... 15-6
15.6 LCD Driver Output Waveform ..... 15-9

## Chapter 16 Battery Low Detect Circuit (BLD)

16.1 Overview ..... 16-1
16.2 Battery Low Detect Circuit Configuration ..... 16-1
16.3 Judgment Voltage ..... 16-2
16.4 Battery Low Detect Circuit Register ..... 16-2
16.5 Battery Low Detect Circuit Operation ..... 16-3
Chapter 17 Power Supply Circuit (POWER)
17.1 Overview ..... 17-1
17.2 Power Supply Circuit Configuration ..... 17-1
17.3 Power Supply Circuit Operation ..... 17-2
Appendixes
Appendix A List of Special Function Registers Appendix-1
Appendix B Package Dimensions ..... Appendix-13
Appendix C Input/Output Circuit Configuration ..... Appendix-14
Appendix D Peripheral Circuit Examples Appendix-16
Appendix E Electrical Characteristics Appendix-21
Appendix F Instruction List Appendix-35
Appendix G Mask Option Appendix-59

| Chapter 1 | Overview | 1 |
| :---: | :---: | :---: |
| Chapter 2 | CPU and Memory Spaces | 2 |
| Chapter 3 | CPU Control Functions | 3 |
| Chapter 4 | Interrupt (INT326) | 4 |
| Chapter 5 | Clock Generator Circuit (OSC) | 5 |
| Chapter 6 | Time Base Counter (TBC) | 6 |
| Chapter 7 | Timers (TIMER) | 7 |
| Chapter 8 | 100 Hz Timer Counter (100HzTC) | 8 |
| Chapter 9 | Watchdog Timer (WDT) | 9 |
| Chapter 10 | Ports (INPUT, OUTPUT, I/O PORT) | 10 |
| Chapter 11 | External Memory Transfer Function (EXTMEM) | 11 |
| Chapter 12 | Melody Driver (MELODY63K) | 12 |
| Chapter 13 | Voice Synthesis | 13 |
| Chapter 14 | Shift Register (SFT) | 14 |
| Chapter 15 | LCD Driver (LCD) | 15 |
| Chapter 16 | Battery Low Detect Circuit (BLD) | 16 |
| Chapter 17 | Power Supply Circuit (POWER) | 17 |

Chapter 1

## Overview

## Chapter 1 Overview

### 1.1 Overview

The ML63326 is a 4-bit microcontroller with built-in voice synthesis section and 1024segment dot matrix LCD driver.

The ML63326 is ideal for applications such as game machines, toys, and clocks, that have LCD displays and synthesized voice outputs.

The ML63326 is a mask ROM product belonging to the M633xx series of the OLMS-63K family with Oki's original nX-4/250 CPU core.
The ML63326 contains a 24K-word program memory, a 1536-nibble data memory, one 4-bit input port, four 4-bit output ports, five 4-bit and one 2-bit I/O ports, a shift register, an LCD driver capable of driving a maximum of 1024 segments, and a voice synthesis section.
The voice synthesis section has a 12-bit D/A converter and a low-pass filter.

### 1.2 Features

The ML63326 has the following features.
a. Extensive instruction set

- 439 instructions

Transfer, rotate, increment/decrement, arithmetic operations, compare, logic operations, mask operations, bit operations, ROM table reference, external memory transfer, stack operations, flag operations, jump, conditional branch, call/return, control
b. Wide variety of addressing modes

- Indirect addressing mode for 4 types of data memory with current bank register, extra bank register, HL register and XY register
- Data memory bank internal direct addressing mode
c. Processing speed
- 2 clocks per machine cycle, with most instructions executed in 1 machine cycle
- Minimum instruction execution time: $61 \mu \mathrm{~s}$ (@ 32.768 kHz system clock)
$0.976 \mu \mathrm{~s}$ (@ 2.048 MHz system clock)
d. Clock generation circuit
- Low-speed clock: Crystal oscillation or RC oscillation selected with mask option ( 30 kHz to 80 kHz )
- High-speed clock:

Crystal oscillation (4.096 MHz max.) or RC oscillation (2.048 MHz max.) selected with software (During the crystal oscillation mode, the device operates outputting the $1 / 2$ frequency waveform of the source oscillation clock.)
e. Program memory space

- 24K words
- The basic instruction length is 16 bits per word.
f. Data memory space
- 1536 nibbles
g. External data memory space
- 64 Kbytes (expandable by using I/O port)
h. Stack level

| Call stack level | Register stack level |
| :---: | :---: |
| 16 | 16 |

i. Ports

- Input ports:

Selectable as input with pull-up resistor, input with pull-down resistor or high impedance input.
Output ports:
Selectable as P-channel open drain output/N-channel open drain output/CMOS output/high-impedance output.

- I/O ports:

Selectable as input with pull-up resistor, input with pull-down resistor or high impedance input.
Selectable as p-channel open drain output, n-channel open drain output, high impedance output or CMOS output.

- Can be interfaced to external devices having different power supplies.
- Number of ports:

| Input port | Output ports | I/O ports |
| :---: | :---: | :---: |
| 1 port $\times 4$ bits | 4 ports $\times 4$ bits | 5 ports $\times 4$ bits |
|  |  | 1 port $\times 2$ bits |

j. Voice synthesis section

- Algorithm:

4-bit ADPCM method/non-linear 8-bit PCM method/ straight 8-bit PCM method

- Voice synthesis data area Internal ROM:

1-Mbit mask ROM (128 Kbytes)
Stores voice data and character data, etc.
External ROM: 4-Mbit ROM (512 Kbytes max.)

- Sampling frequencies

With a source oscillator of $4.096 \mathrm{MHz}: 4.0 \mathrm{kHz}, 5.3 \mathrm{kHz}, 6.4 \mathrm{kHz}, 8.0 \mathrm{kHz}, 10.7$ kHz, 12.8 kHz , and 16.0 kHz

- Built-in 12-bit D/A converter
- Built-in low-pass filter
- Built-in melody circuit (MELODY)
- Voice output duration
voice output duration = voice ROM capacity/bit rate $=$ voice ROM capacity/(sampling frequency $\times$ bit length)
<Example>
When algorithm = 4-bit ADPCM method,
voice ROM capacity $=512$ Kbits, and
sampling frequency $=4.0 \mathrm{kHz}$,
then the voice output duration = approx. 32.8 sec .
k. Melody output (MELODY63K)
- Melody frequency: 529 Hz to 2979 Hz
- Tone length:
- Tempo:
- Melody data:

63 varieties
15 varieties
Stored in program memory

- Buzzer driver signal output: 4 kHz
I. LCD driver
- Number of segments: 1024 segments max. ( 64 seg. $\times 16$ com.)
- $1 / 1$ to $1 / 16$ duty
- $1 / 4$ or $1 / 5$ bias (internal regulator)
- Selectable as all-ON mode, all-OFF mode, power down mode, and normal display mode
- Adjustable contrast (16 levels @ $\mathrm{V}_{\mathrm{DD}}=2.4 \mathrm{~V}$ or more)
m. System reset function
- System reset by RESET pin
- System reset by power-on detection
- System reset by detection that low-speed clock has stopped oscillation
n. Battery check
- Function that detects battery low voltage
- Selection of judgment voltage by software (LD1 and LD0 bit settings of BLDCON)

| LD1 | LDO | Judgment voltage (V) | Remarks |
| :---: | :---: | :---: | :---: |
| 0 | 0 | - | Undefined |
| 0 | 1 | $2.00 \pm 0.10$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |
| 1 | 0 | $2.20 \pm 0.10$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |
| 1 | 1 | $2.40 \pm 0.10$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |

o. Timers, counters

- 8-bit timer: 4 channels

Selectable as auto-reload mode, capture mode, clock frequency measurement mode

- Watchdog timer: 1 channel
- 100 Hz timer: 1 channel $1 / 100$ sec. measurement possible
- 15-bit TBC: 1 channel
$1 \mathrm{~Hz}, 2 \mathrm{~Hz}, 4 \mathrm{~Hz}, 8 \mathrm{~Hz}, 16 \mathrm{~Hz}, 32 \mathrm{~Hz}, 64 \mathrm{~Hz}, 128 \mathrm{~Hz}$ signals can be read
p. Shift register
- Shift clock: System clock $\times 1$ or $\times 1 / 2$, Timer 1 overflow, external clock
- Data length: 8 bits
q. Interrupt factors

| External factors | Internal factors |
| :---: | :---: |
| 4 | 13 |

r. Shipping products

| Package | Product |
| :---: | :---: |
| - Chip (159 pads) | ML63326-xxx |
| - 176-pin flat package (176LQFP) | ML63326-xxxTC |
| LQFP176-P-2424-0.50-BK | xxx indicates the ROM code number. |

s. Operating temperature

- -20 to $+70^{\circ} \mathrm{C}$
t. Power supply voltage
- 2.0 to 5.5 V ( 30 kHz to 2.048 MHz operating frequency: internal clock)


### 1.3 Function List

Table 1-1 shows a list of the ML63326 functions. The solid black circles within the chart indicate that the product has the particular function.

Table 1-1 Function List

| Function |  | Symbol | ML63326 | Reference page |
| :---: | :---: | :---: | :---: | :---: |
| ROM ( $\times 16$ bits) |  | ROM | 24576 | $\rightarrow 2-7$ |
| RAM ( $\times 4$ bits) |  | RAM | 1536 | $\rightarrow 2-8$ |
| STACK RAM | Call | STACK | 16 levels | $\rightarrow 2-5$ |
|  | Register |  | 16 levels | $\rightarrow 2-6$ |
| System reset generation circuit |  | RST | - | $\rightarrow 3-2$ |
| Interrupt |  | INT326 | - | $\rightarrow 4-1$ |
| Clock generator circuit |  | OSC | - | $\rightarrow 5-1$ |
| Time base counter |  | TBC | $\bigcirc$ | $\rightarrow 6-1$ |
| Timers |  | TIMER | $\bigcirc$ | $\rightarrow 7-1$ |
| 100 Hz timer counter |  | 100HzTC | - | $\rightarrow 8-1$ |
| Watchdog timer |  | WDT | $\bigcirc$ | $\rightarrow 9-1$ |
| Input port |  | INPUT PORT | 1 port $\times 4$ bits | - |
|  | Port 0 | PO | - | $\rightarrow 10-2$ |
| Output port |  | OUTPUT PORT | 4 ports $\times 4$ bits | - |
|  | Port 4 | P4 | - | $\rightarrow 10-7$ |
|  | Port 5 | P5 | $\bigcirc$ |  |
|  | Port 6 | P6 | - |  |
|  | Port 7 | P7 | - |  |
| I/O port |  | I/O PORT | 5 ports $\times 4$ bits 1 port $\times 2$ bits | - |
|  | Port 8 | P8 | $\bigcirc$ | $\rightarrow 10-15$ |
|  | Port 9 | P9 | $\bigcirc$ |  |
|  | Port A | PA | - |  |
|  | Port B | PB | - | $\rightarrow 10-24$ |
|  | Port E | PE | $\bigcirc$ | $\rightarrow 10-30$ |
|  | Port F | PF | $\bigcirc$ | $\rightarrow 10-35$ |
| External memory transfer |  | EXTMEM | $\bigcirc$ | $\rightarrow 11-1$ |
| Melody driver |  | MELODY63K | - | $\rightarrow$ 12-1 |
| Voice synthesis |  | VOICE SYNTHESIS | - | $\rightarrow$ 13-1 |
| Shift register |  | SFT | $\bigcirc$ | $\rightarrow 14-1$ |
| LCD driver | COM | LCD | 16 lines | $\rightarrow 15-1$ |
|  | SEG |  | 64 lines |  |
| Display register ( $\times 4$ bits) |  | DSPR | 256 | $\rightarrow 15-4$ |
| Bias generator |  | BIAS | - | $\rightarrow 15-6$ |
| Battery low detect circuit |  | BLD | - | $\rightarrow 16-1$ |
| Power supply circuit |  | POWER | $\bigcirc$ | $\rightarrow 17-1$ |

### 1.4 Block Diagram

Figure 1-1 is the block diagram of the ML63326.
Asterisks (*) indicate the secondary function of each port. Signal names enclosed by chain lines ( .-- ) indicate interface signals of the $\mathrm{V}_{\text {DDI }}$ power supply system.


Figure 1-1 ML63326 Block Diagram

### 1.5 Pin Configuration

The ML63326 pin configuration, chip pin configuration, and pad coordinates are shown in Figures 1-2, 1-3, and Table 1-2, respectively.

NC (not connected) indicates an unused pin that is left unconnected (open).


Figure 1-2 ML63326 176-Pin LQFP Pin Configuration (Top View)


- Chip size $: 5.824 \mathrm{~mm} \times 6.370 \mathrm{~mm}$
- Chip thickness $: 350 \mu \mathrm{~m}(280 \mu \mathrm{~m}$ : available as required)
- Coordinate origin : center of chip
- Pad hole size $: 100 \mu \mathrm{~m} \times 100 \mu \mathrm{~m}$
- Pad size $: 110 \mu \mathrm{~m} \times 110 \mu \mathrm{~m}$
- Minimum pad pitch : $140 \mu \mathrm{~m}$

Note: The chip substrate voltage is $\mathrm{V}_{\text {SS }}$.
Figure 1-3 ML63326 Chip Pin Configuration (Top View)

Table 1-2 ML63326 Pad Coordinates

| Pad No. | Pad name | X ( $\mu \mathrm{m}$ ) | Y ( $\mu \mathrm{m}$ ) | Pad No. | Pad name | X ( $\mu \mathrm{m}$ ) | $\mathbf{Y}(\mu \mathrm{m})$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | DACOUT | -2582 | -3039 | 41 | SEG24 | 2766 | -2617 |
| 2 | SP(-) | -2442 | -3039 | 42 | SEG25 | 2766 | -2476 |
| 3 | SP(+) | -2302 | -3039 | 43 | SEG26 | 2766 | -2336 |
| 4 | SPIN | -2162 | -3039 | 44 | SEG27 | 2766 | -2196 |
| 5 | AOUT | -2022 | -3039 | 45 | SEG28 | 2766 | -2056 |
| 6 | $V_{\text {REF }}$ | -1882 | -3039 | 46 | SEG29 | 2766 | -1916 |
| 7 | $\mathrm{AV}_{\mathrm{DD}}$ | -1742 | -3039 | 47 | SEG30 | 2766 | -1776 |
| 8 | $V_{D D}$ | -1592 | -3039 | 48 | SEG31 | 2766 | -1636 |
| 9 | COM1 | -1447 | -3039 | 49 | SEG32 | 2766 | -1496 |
| 10 | COM2 | -1306 | -3039 | 50 | SEG33 | 2766 | -1356 |
| 11 | COM3 | -1166 | -3039 | 51 | SEG34 | 2766 | -1216 |
| 12 | COM4 | -1026 | -3039 | 52 | SEG35 | 2766 | -1076 |
| 13 | COM5 | -886 | -3039 | 53 | SEG36 | 2766 | -936 |
| 14 | COM6 | -746 | -3039 | 54 | SEG37 | 2766 | -796 |
| 15 | COM7 | -606 | -3039 | 55 | SEG38 | 2766 | -656 |
| 16 | COM8 | -466 | -3039 | 56 | SEG39 | 2766 | -515 |
| 17 | SEGO | -326 | -3039 | 57 | SEG40 | 2766 | -375 |
| 18 | SEG1 | -186 | -3039 | 58 | SEG41 | 2766 | -235 |
| 19 | SEG2 | -46 | -3039 | 59 | SEG42 | 2766 | -95 |
| 20 | SEG3 | 94 | -3039 | 60 | SEG43 | 2766 | 45 |
| 21 | SEG4 | 234 | -3039 | 61 | SEG44 | 2766 | 185 |
| 22 | SEG5 | 374 | -3039 | 62 | SEG45 | 2766 | 325 |
| 23 | SEG6 | 514 | -3039 | 63 | SEG46 | 2766 | 465 |
| 24 | SEG7 | 655 | -3039 | 64 | SEG47 | 2766 | 605 |
| 25 | SEG8 | 795 | -3039 | 65 | SEG48 | 2766 | 745 |
| 26 | SEG9 | 935 | -3039 | 66 | SEG49 | 2766 | 885 |
| 27 | SEG10 | 1075 | -3039 | 67 | SEG50 | 2766 | 1025 |
| 28 | SEG11 | 1215 | -3039 | 68 | SEG51 | 2766 | 1165 |
| 29 | SEG12 | 1355 | -3039 | 69 | SEG52 | 2766 | 1306 |
| 30 | SEG13 | 1495 | -3039 | 70 | SEG53 | 2766 | 1446 |
| 31 | SEG14 | 1635 | -3039 | 71 | SEG54 | 2766 | 1586 |
| 32 | SEG15 | 1775 | -3039 | 72 | SEG55 | 2766 | 1726 |
| 33 | SEG16 | 1915 | -3039 | 73 | SEG56 | 2766 | 1866 |
| 34 | SEG17 | 2055 | -3039 | 74 | SEG57 | 2766 | 2006 |
| 35 | SEG18 | 2195 | -3039 | 75 | SEG58 | 2766 | 2146 |
| 36 | SEG19 | 2335 | -3039 | 76 | SEG59 | 2766 | 2286 |
| 37 | SEG20 | 2476 | -3039 | 77 | SEG60 | 2766 | 2426 |
| 38 | SEG21 | 2616 | -3039 | 78 | SEG61 | 2766 | 2566 |
| 39 | SEG22 | 2766 | -2897 | 79 | SEG62 | 2766 | 2706 |
| 40 | SEG23 | 2766 | -2757 | 80 | SEG63 | 2766 | 2846 |

ML63326 User's Manual
Chapter 1 Overview

Table 1-2 ML63326 Pad Coordinates (continued)

| Center of chip: $\mathrm{x}=0, \mathrm{y}=0$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pad No. | Pad name | X ( $\mu \mathrm{m}$ ) | $\mathrm{Y}(\mu \mathrm{m})$ | Pad No. | Pad name | X ( $\mu \mathrm{m}$ ) | $\mathbf{Y}(\mu \mathrm{m})$ |
| 81 | COM9 | 2609 | 3039 | 121 | PE. 0 | -2766 | 2492 |
| 82 | COM10 | 2469 | 3039 | 122 | PB. 3 | -2766 | 2352 |
| 83 | COM11 | 2329 | 3039 | 123 | PB. 2 | -2766 | 2212 |
| 84 | COM12 | 2189 | 3039 | 124 | PB. 1 | -2766 | 2072 |
| 85 | COM13 | 2048 | 3039 | 125 | PB. 0 | -2766 | 1932 |
| 86 | COM14 | 1908 | 3039 | 126 | PA. 3 | -2766 | 1792 |
| 87 | COM15 | 1768 | 3039 | 127 | PA. 2 | -2766 | 1652 |
| 88 | COM16 | 1628 | 3039 | 128 | PA. 1 | -2766 | 1512 |
| 89 | $\mathrm{V}_{\text {SS }}$ | 1488 | 3039 | 129 | PA. 0 | -2766 | 1372 |
| 90 | $V_{\text {DD1 }}$ | 1348 | 3039 | 130 | P9.3 | -2766 | 1231 |
| 91 | $V_{\text {DD2 }}$ | 1208 | 3039 | 131 | P9. 2 | -2766 | 1091 |
| 92 | $V_{\text {DD3 }}$ | 1068 | 3039 | 132 | P9. 1 | -2766 | 951 |
| 93 | $V_{\text {DD4 }}$ | 928 | 3039 | 133 | P9. 0 | -2766 | 811 |
| 94 | $V_{\text {DD5 }}$ | 788 | 3039 | 134 | P8.1 | -2766 | 671 |
| 95 | C1 | 648 | 3039 | 135 | P8.0 | -2766 | 531 |
| 96 | C2 | 508 | 3039 | 136 | P7.3 | -2766 | 391 |
| 97 | $\mathrm{V}_{\text {DDH }}$ | 368 | 3039 | 137 | P7. 2 | -2766 | 251 |
| 98 | CB1 | 227 | 3039 | 138 | P7.1 | -2766 | 111 |
| 99 | CB2 | 87 | 3039 | 139 | P7.0 | -2766 | -29 |
| 100 | $V_{D D}$ | -53 | 3039 | 140 | P6.3 | -2766 | -169 |
| 101 | $V_{\text {DDL }}$ | -193 | 3039 | 141 | P6. 2 | -2766 | -309 |
| 102 | OSC1 | -333 | 3039 | 142 | P6.1 | -2766 | -449 |
| 103 | OSCO | -473 | 3039 | 143 | P6.0 | -2766 | -590 |
| 104 | RESET | -613 | 3039 | 144 | P5.3 | -2766 | -730 |
| 105 | XT1 | -753 | 3039 | 145 | P5.2 | -2766 | -870 |
| 106 | XTO | -893 | 3039 | 146 | P5.1 | -2766 | -1010 |
| 107 | TST1 | -1033 | 3039 | 147 | P5.0 | -2766 | -1150 |
| 108 | TST2 | -1173 | 3039 | 148 | P4.3 | -2766 | -1290 |
| 109 | VTEST | -1313 | 3039 | 149 | P4.2 | -2766 | -1430 |
| 110 | BUSYB | -1453 | 3039 | 150 | P4.1 | -2766 | -1570 |
| 111 | ENVOICE | -1593 | 3039 | 151 | P4.0 | -2766 | -1710 |
| 112 | SPEN | -1734 | 3039 | 152 | P0.3 | -2766 | -1850 |
| 113 | $V_{\text {DDI }}$ | -1874 | 3039 | 153 | P0.2 | -2766 | -1990 |
| 114 | PF. 3 | -2014 | 3039 | 154 | P0.1 | -2766 | -2130 |
| 115 | PF. 2 | -2154 | 3039 | 155 | P0.0 | -2766 | -2270 |
| 116 | PF. 1 | -2294 | 3039 | 156 | $\mathrm{V}_{\text {S }}$ | -2766 | -2411 |
| 117 | PF. 0 | -2434 | 3039 | 157 | $\mathrm{AV}_{\text {SS }}$ | -2766 | -2551 |
| 118 | PE. 3 | -2574 | 3039 | 158 | MDB | -2766 | -2691 |
| 119 | PE. 2 | -2766 | 2772 | 159 | MD | -2766 | -2831 |
| 120 | PE. 1 | -2766 | 2632 |  |  |  |  |

### 1.6 Pin Descriptions

### 1.6.1 Descriptions of the Basic Pin Functions

The basic functions of the ML63326 pins are listed in Table 1-3. Use of a slash ("/") in a pin name indicates that the pin has a secondary function. Refer to section 1.6.2, "Descriptions of the Secondary Pin Functions."

In the I/O column, "-" indicates a power supply pin, "I" indicates an input pin, "O" indicates an output pin, and "I/O" indicates an input/output pin.

Table 1-3 Pin Description (Basic Functions)

| Classification | Pin name | Pin No. | Pad No. | I/O | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Power Supply | $V_{\text {D }}$ | 67, 143 | 8,100 | - | Postive power supply pin |
|  | VSS | 56, 128 | 89, 156 | - | Negative power supply pin |
|  | VDD1 | 57 | 90 | - | Power supply pins for LCD bias (internally generated): Connect capacitors ( $0.1 \mu \mathrm{~F}$ ) between these pins and $\mathrm{V}_{\text {SS }}$. |
|  | VDD2 | 58 | 91 |  |  |
|  | VDD3 | 59 | 92 |  |  |
|  | VDD4 | 60 | 93 |  |  |
|  | VDD5 | 61 | 94 |  |  |
|  | C1 | 62 | 95 |  | Capacitor connection pins for LCD bias generation: Connect a capacitor ( $0.1 \mu \mathrm{~F}$ ) between C 1 and C 2 . |
|  | C2 | 63 | 96 |  |  |
|  | VDDI | 80 | 113 | - | Positive power supply pin for external interface (Power supply for input, output and I/O ports) |
|  | $V_{\text {DDL }}$ | 68 | 101 | - | Positive power supply pin for internal logic (internally generated): Connect a capacitor $(0.1 \mu \mathrm{~F})$ between pin and $\mathrm{V}_{\mathrm{SS}}$. |
|  | V ${ }_{\text {DDH }}$ | 64 | 97 | - | Power supply pin for the high-speed clock generator circuit: Connect a capacitor $(1.0 \mu \mathrm{~F})$ between pin and $\mathrm{V}_{\mathrm{SS}}$. |
|  | CB1 | 65 | 98 | - | Capacitor connection pins for $V_{D D H}$ generation: Connect a capacitor ( $1.0 \mu \mathrm{~F}$ ) between CB1 and CB2. |
|  | CB2 | 66 | 99 |  |  |
|  | $V_{\text {REF }}$ | 141 | 6 | - | Pin for volume adjustment |
|  | AV ${ }_{\text {DD }}$ | 142 | 7 | - | Positive power supply pin for analog circuits |
|  | $\mathrm{AV}_{\text {SS }}$ | 129 | 157 | - | Negative power supply pin for analog circuits |
| Oscillator | XTO | 73 | 106 | 1 | Low-speed clock oscillation pins: <br> Crystal oscillation or RC oscillation is selected by the mask option. If crystal oscillation is selected, connect a crystal between XTO and XT1, and connect capacitor $\left(\mathrm{C}_{\mathrm{G}}\right)$ between XT0 and $\mathrm{V}_{\text {ss }}$. If RC oscillation is selected, connect external oscillation resistor (RosL) between XTO and XT1. |
|  | XT1 | 72 | 105 | 0 |  |
|  | OSCO | 70 | 103 | 1 | High-speed clock oscillation pins: <br> Connect a crystal and capacitors ( $\mathrm{C}_{\mathrm{L} 0}, \mathrm{C}_{\mathrm{L} 1}$ ) or external oscillation resistor ( $\mathrm{R}_{\mathrm{OSH}}$ ) to these pins. |
|  | OSC1 | 69 | 102 | 0 |  |
| Test | TST1 | 74 | 107 | 1 | Input pins for testing: <br> Pull-down resistors are built-in. |
|  | TST2 | 75 | 108 |  |  |
|  | VTEST | 76 | 109 |  |  |
| Reset | RESET | 71 | 104 | 1 | Reset input pin: <br> Setting this pin to a "H" level causes internal circuitry settings and values to be initialized. Next, if this pin is set to a "L" level, the execution of instructions will begin from address 0000 H . A pull-down resistor is built-in. |

Table 1-4 Pin Description (Basic Functions) (continued)


Table 1-3 Pin Description (Basic Functions) (continued)

| Classification | Pin name | Pin No | Pad No. | I/O | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | P9.0 | 105 | 133 | I/O | 4-bit I/O port: <br> During the input mode, each bit can be selected as the following. <br> - Input with pull-up resistor <br> - Input with pull-down resistor <br> - High-impedance input <br> During the output mode, each bit can be selected as the following. <br> - P-channel open drain output <br> - N-channel open drain output <br> - CMOS output <br> - High-impedance output |
|  | P9.1 | 104 | 132 |  |  |
|  | P9.2 | 103 | 131 |  |  |
|  | P9.3 | 102 | 130 |  |  |
|  | PA. 0 | 101 | 129 | I/O | 4-bit I/O port: <br> During the input mode, each bit can be selected as the following. <br> - Input with pull-up resistor <br> - Input with pull-down resistor <br> - High-impedance input <br> During the output mode, each bit can be selected as the following. <br> - P-channel open drain output <br> - $N$-channel open drain output <br> - CMOS output <br> - High-impedance output |
|  | PA. 1 | 100 | 128 |  |  |
|  | PA. 2 | 99 | 127 |  |  |
|  | PA. 3 | 98 | 126 |  |  |
| Port | PB.0/INTO/ TMOCAP/ TMOOVF/ | 97 | 125 | I/O | 4-bit I/O port: <br> During the input mode, each bit can be selected as the following. <br> - Input with pull-up resistor <br> - Input with pull-down resistor <br> - High-impedance input <br> During the output mode, each bit can be selected as the following. <br> - P-channel open drain output <br> - N -channel open drain output <br> - CMOS output <br> - High-impedance output |
|  | PB.1/INTO/ <br> TM1CAP/ <br> TM10VF | 96 | 124 |  |  |
|  | $\begin{gathered} \text { PB.2/INTo/ } \\ \text { T02CK } \end{gathered}$ | 95 | 123 |  |  |
|  | $\begin{gathered} \text { PB.3/INTo/ } \\ \text { T13CK } \end{gathered}$ | 94 | 122 |  |  |
|  | PE.0/SIN | 93 | 121 |  | 4-bit I/O port: <br> During the input mode, each bit can be selected as the following. |
|  | PE.1/SOUT | 92 | 120 |  | - Input with pull-down resistor |
|  | PE.2/SCLK | 91 | 119 |  | - P-channel open drain output |
|  | PE.3/INT2 | 85 | 118 |  | - CMOS output <br> - High-impedance output |
|  | PF.0/INT3 | 84 | 117 |  |  |
|  | PF.1/INT3 | 83 | 116 |  |  |
|  | PF.2/INT3 | 82 | 115 |  |  |
|  | PF.3/INT3 | 81 | 114 |  |  |

Table 1-3 Pin Description (Basic Functions) (continued)

| Classification | in name | Pin No | ad No. | I/O | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | COM1 | 144 | 9 | 0 | LCD common signal output pins (COM1 to COM16) |
|  | COM2 | 145 | 10 |  |  |
|  | COM3 | 146 | 11 |  |  |
|  | COM4 | 147 | 12 |  |  |
|  | COM5 | 148 | 13 |  |  |
|  | COM6 | 149 | 14 |  |  |
|  | COM7 | 150 | 15 |  |  |
|  | COM8 | 151 | 16 |  |  |
|  | COM9 | 48 | 81 |  |  |
|  | COM10 | 49 | 82 |  |  |
|  | COM11 | 50 | 83 |  |  |
|  | COM12 | 51 | 84 |  |  |
|  | COM13 | 52 | 85 |  |  |
|  | COM14 | 53 | 86 |  |  |
|  | COM15 | 54 | 87 |  |  |
|  | COM16 | 55 | 88 |  |  |
|  | SEGO | 152 | 17 |  | LCD segment signal output pins (SEG0 to SEG26) |
|  | SEG1 | 153 | 18 |  |  |
|  | SEG2 | 154 | 19 |  |  |
|  | SEG3 | 155 | 20 |  |  |
|  | SEG4 | 156 | 21 |  |  |
| LCD | SEG5 | 157 | 22 |  |  |
|  | SEG6 | 158 | 23 |  |  |
|  | SEG7 | 159 | 24 |  |  |
|  | SEG8 | 160 | 25 |  |  |
|  | SEG9 | 161 | 26 |  |  |
|  | SEG10 | 162 | 27 |  |  |
|  | SEG11 | 163 | 28 |  |  |
|  | SEG12 | 164 | 29 |  |  |
|  | SEG13 | 165 | 30 | 0 |  |
|  | SEG14 | 166 | 31 |  |  |
|  | SEG15 | 167 | 32 |  |  |
|  | SEG16 | 168 | 33 |  |  |
|  | SEG17 | 169 | 34 |  |  |
|  | SEG18 | 170 | 35 |  |  |
|  | SEG19 | 171 | 36 |  |  |
|  | SEG20 | 172 | 37 |  |  |
|  | SEG21 | 173 | 38 |  |  |
|  | SEG22 | 2 | 39 |  |  |
|  | SEG23 | 3 | 40 |  |  |
|  | SEG24 | 4 | 41 |  |  |
|  | SEG25 | 5 | 42 |  |  |
|  | SEG26 | 6 | 43 |  |  |

Table 1-3 Pin Description (Basic Functions) (continued)


### 1.6.2 Descriptions of the Secondary Pin Functions

The secondary functions of the ML63326 pins are listed in Table 1-4.

Table 1-4 Pin Description (Secondary Functions)

| Classification | Pin name | Pin No. | Pad No. | I/O | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| External interrupt | PB.0/INTO | 97 | 125 | 1 | External interrupt 0 input pins: <br> Changes in the input signal level cause interrupts to be generated. Interrupts can be enabled or disabled for each bit by the port B interrupt enable register (PBIE). |
|  | PB.1/INTO | 96 | 124 |  |  |
|  | PB.2/INT0 | 95 | 123 |  |  |
|  | PB.3/INTO | 94 | 122 |  |  |
|  | PE.3/INT2 | 85 | 118 | 1 | External interrupt 2 input pin: <br> Changes in the input signal level cause interrupts to be generated. |
|  | PF.0/INT3 | 84 | 117 | 1 | External interrupt 3 input pins: <br> Changes in the input signal level cause interrupts to be generated. Interrupts can be enabled or disabled for each bit by the port F interrupt enable register (PFIE). |
|  | P. 1/1NT3 | 83 | 116 |  |  |
|  | PF.2/INT3 | 82 | 115 |  |  |
|  | PF.3/NT3 | 81 | 114 |  |  |
|  | P0.0/INT5 | 127 | 155 | 1 | External interrupt 5 input pins: <br> Changes in the input signal level cause interrupts to be generated. Interrupts can be enabled or disabled for each bit by the port 0 interrupt enable register (POIE). |
|  | P0.1/1NT5 | 126 | 154 |  |  |
|  | P0.2/INT5 | 125 | 153 |  |  |
|  | P0.3/NT5 | 124 | 152 |  |  |
| Capture | $\begin{gathered} \text { PB.0/ } \\ \text { TMOCAP } \end{gathered}$ | 97 | 125 | 1 | Timer 0 capture trigger input pin |
|  | $\begin{array}{\|c\|} \hline \text { PB.1/ } \\ \text { TM1CAP } \end{array}$ | 96 | 124 | I | Timer 1 capture trigger input pin |
| Timer | $\begin{gathered} \hline \text { PB.0/ } \\ \text { TM00VF } \end{gathered}$ | 97 | 125 | 0 | Timer 0 overflow flag output pin |
|  | $\begin{array}{\|c\|} \hline \text { PB.1/ } \\ \text { TM10VF } \end{array}$ | 96 | 124 | 0 | Timer 1 overflow flag output pin |
|  | $\begin{gathered} \hline \text { PB. } 2 / \\ \text { T02CK } \end{gathered}$ | 95 | 123 | I | Timer 0, timer 2 external clock input pin |
|  | $\begin{gathered} \hline \text { PB.3/ } \\ \text { T13CK } \end{gathered}$ | 94 | 122 | I | Timer 1, timer 3 external clock input pin |
|  | PE.0/SIN | 93 | 121 | 1 | Shift register receive data input pin |
|  | PE.1/SOUT | 92 | 120 | 0 | Shift register transmit data output pin |
| Shift register | PE.2/SCLK | 91 | 119 | I/0 | Shift register clock input/output pin: <br> This pin should be configured as the clock output when this device is used as the master processor, or as the clock input when used as a slave. |

Table 1-4 Pin Description (Secondary Functions) (continued)

| Classificatio | Pin name | Pin No. | Pad No. | I/O | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | P4.0/A0 | 123 | 151 |  | P4, P5, P6, P7 secondary functions: |
|  | P4.1/A1 | 122 | 150 |  | Address bus signals for external memory access. |
|  | P4.2/A2 | 121 | 149 |  |  |
|  | P4.3/A3 | 120 | 148 |  |  |
|  | P5.0/A4 | 119 | 147 |  |  |
|  | P5.1/A5 | 118 | 146 |  |  |
|  | P5.2/A6 | 117 | 145 |  |  |
|  | P5.3/A7 | 116 | 144 |  |  |
|  | P6.0/A8 | 115 | 143 | 0 |  |
|  | P6.1/A9 | 114 | 142 |  |  |
|  | P6.2/A10 | 113 | 141 |  |  |
|  | P6.3/A11 | 112 | 140 |  |  |
| External | P7.0/A12 | 111 | 139 |  |  |
| memory | P7.1/A13 | 110 | 138 |  |  |
|  | P7.2/A14 | 109 | 137 |  |  |
|  | P7.3/A15 | 108 | 136 |  |  |
|  | P9.0/D0 | 105 | 133 |  | P9, PA secondary functions: |
|  | P9.1/D1 | 104 | 132 |  | Data bus signals for external memory access. |
|  | P9.2/D2 | 103 | 131 |  |  |
|  | P9.3/D3 | 102 | 130 |  |  |
|  | PA.0/D4 | 101 | 129 | 1/0 |  |
|  | PA.1/D5 | 100 | 128 |  |  |
|  | PA.2/D6 | 99 | 127 |  |  |
|  | PA.3/D7 | 98 | 126 |  |  |
|  | P8.0/RD | 107 | 135 | 0 | P8.0 secondary function: <br> Read signal (negative logic) for external memory access. |
|  | P8.1/ $\overline{W R}$ | 106 | 134 | 0 | P8.1 secondary function: <br> Write signal (negative logic) for external memory access. |

## ML63326 User's Manual

Chapter 1 Overview

### 1.6.3 Unused Pin Processing

Table 1-5 lists the handling of unused pins.
Table 1-5 Unused Pin Handling

| Pin | Recommended pin handling |
| :---: | :---: |
| OSCO, OSC1 | Open |
| CB1, CB2 | Open |
| $\mathrm{V}_{\text {DDH }}$ | Open |
| C1, C2 | Open |
| $\mathrm{V}_{\mathrm{DD} 1}, \mathrm{~V}_{\mathrm{DD} 3}, \mathrm{~V}_{\mathrm{DD} 4}, \mathrm{~V}_{\mathrm{DD5}}$ | Open |
| TST1, TST2, VTEST | Open or $\mathrm{V}_{\text {Ss }}$ |
| P0.0-P0.3 | Open |
| P4.0-P4.3 | Open |
| P5.0-P5.3 | Open |
| P6.0-P6.3 | Open |
| P7.0-P7.3 | Open |
| P8.0, P8. 1 | Open |
| P9.0-P9.3 | Open |
| PA.0-PA. 3 | Open |
| PB.0-PB. 3 | Open |
| PE.0-PE. 3 | Open |
| PF.0-PF3 | Open |
| MD, MDB | Open |
| $V_{\text {ReF }}$ | Open |
| DACOUT, AOUT | Open |
| SPIN | $\mathrm{V}_{\text {SS }}$ |
| SPEN | Open |
| SP(-), SP(+) | Open |
| $A V_{D D}$ | $V_{D D}$ |
| $\mathrm{AV}_{\text {SS }}$ | $\mathrm{V}_{\text {SS }}$ |
| BUSYB, ENVOICE | Open |
| COM1-COM16 | Open |
| SEG0-SEG63 | Open |

Notes:

1. If a pin set as a high impedance input is left unconnected, the supply current may become excessive. Therefore, it is recommended that unused input ports and input/output ports be set as inputs with either a pull-down or pull-up resistor.
2. When test pins TST1 and TST2 are left unconnected, malfunction may result if there is a large amount of external noise. Therefore, it is recommended to permanently connect TST1 and TST2 to $\mathrm{V}_{\mathrm{SS}}$.
3. Connect a capacitor ( $0.1 \mu \mathrm{~F}$ ) between the $\mathrm{V}_{\mathrm{DD} 2}$ pin and the $\mathrm{V}_{\mathrm{SS}}$ pin when the LCD drivers are not used.

### 1.7 Basic Timing

### 1.7.1 Basic Timing of CPU Operation

The system clock (CLK) uses the low-speed oscillation clock using the XT0 and XT1 pins or the high-speed oscillation clock using the OSC0 and OSC1 pins ( $1 / 2$ frequency waveform when a crystal oscillator is used, no frequency division when an RC oscillator is used). The system clock signal is in phase with the signal from the XT1 pin or the OSC1 pin.
As shown in Figure 1-4, a single machine cycle is composed of two states, S1 and S2. One state is the interval from a falling edge of CLK to the falling edge of the next CLK.
Instructions are processed in machine cycle units and each instruction is executed in 1 to 3 machine cycles. Instructions are classified according to the number of machine cycles: 1 machine cycle instructions (M1), 2 machine cycle instructions (M1 + M2), and 3 machine cycle instructions (M1 + M2 + M3).

Most instructions are executed in 1 machine cycle.


Figure 1-4 Clock Configuration of Each Machine Cycle

### 1.7.2 Port I/O Basic Timing

Figure 1-5 shows the basic I/O timing.
During the execution of an instruction that outputs data to a port, setting data (data A) is output at the rising edge of the clock in the S2 state during the machine cycle of that instruction.

During the execution of an instruction that inputs data from a port, data at the input pin (data B) is captured internally while the clock is at a " H " level in the S1 state during the machine cycle of that instruction. That data is transferred to the accumulator at the start of the next machine cycle.


Figure 1-5 Port I/O Basic Timing


Note:

## Regarding input signals

" 0 " will be captured in the internal register if a "L" level is input to the input pin even once ( 1 ) of Figure 1-6) during the data capture interval.
"1" will be captured in the internal register only if a " H " level is maintained (2) of Figure 1-6) throughout the data capture interval.

Therefore, if noise occurs in the input data, implement noise reduction measures with the program and peripheral devices.


Figure 1-6 Input Data Example

### 1.7.3 Interrupt Basic Timing

Figure $1-7$ shows the basic interrupt timing.
As shown in the figure, when an interrupt factor is generated, the interrupt factor is sampled at the falling edge of CLK and an interrupt request (IRQ) is set at the first half of S1.

When an interrupt condition is established and the CPU receives an interrupt, the interrupt routine will start beginning from the next machine cycle.


Figure 1-7 Interrupt Basic Timing

## Chapter 2

## CPU and Memory Spaces

## Chapter 2 CPU and Memory Spaces

### 2.1 Overview

The ML63326 is equipped with an Oki's original CPU core nX-4/250.
The instruction set of the nX-4/250 core consists of 439 types of instructions.
The memory space consists of a 16-bit wide program memory space, a 4-bit wide data memory space, and an 8 -bit wide memory space for storing voice synthesis and character data. Further, it is possible to add an 8-bit wide memory space for voice synthesis and for storing character data. A stack for saving the program counter during a subroutine call or interrupt (call stack) and a stack for saving registers during a PUSH instruction (register stack) are provided separately from the memory space.

The program memory space is used for program data, ROM table data and melody note data. In the data memory space, special function registers (SFRs) are located in BANK 0 , the LCD display register (DSPR) in BANK 1, and data RAM in BANKS 2 to 7.

### 2.2 Registers

The nX-4/250 core processes data mainly with the accumulator and register set.
The register set is a programming model consisting of the HL and XY registers that store data memory addresses, the current bank register (CBR), the extra bank register (EBR), the RA register that stores program memory addresses, registers that control program flow, and registers that control flags and memory.

### 2.2.1 Accumulator (A)

The accumulator (A) is the central register for various arithmetic operations.
At system reset, the accumulator is initialized to " 0 ". When an interrupt occurs, a "PUSH HL" instruction can be used if necessary to save the accumulator on the register stack. The accumulator can be restored with a "POP HL" instruction.


### 2.2.2 Flag Register

Accumulator

The flag register consists of 3 flags: the carry flag (C), the zero flag (Z) and the $G$ flag $(G)$. When an interrupt occurs, a "PUSH HL" instruction can be used if necessary to save the flag register on the register stack. The flag register can be restored with a "POP HL" instruction.


### 2.2.2.1 Carry Flag (C)

Flag register

The carry flag (C) is a 1-bit flag that is loaded with a carry during addition or a borrow during subtraction. At system reset, the carry flag is initialized to "0".

### 2.2.2.2 Zero Flag (Z)

The zero flag $(Z)$ is a 1-bit flag that is set to " 1 " when the contents of the accumulator (A) are loaded with " OH ". The zero flag is set to "0" when the contents of the accumulator (A) are loaded with a value other than " OH ". However, the XCH instruction does not change the zero flag. At system reset, the zero flag is initialized to "0".

### 2.2.2.3 G Flag (G)

The G flag $(\mathrm{G})$ changes to "1" when the HL, XY or RA registers overflow as the result of execution of a post-increment register indirect addressing instruction or as the result of an increment instruction for the HL, XY or RA registers. At system reset, the G flag is initialized to "0".

### 2.2.3 Master Interrupt Enable Flag (MIE)

MIE (bit 0 of MIEF) is a flag that disables or enables all interrupts except for the watchdog timer interrupt. MIEF is a 4-bit register in which bit 0 is the master interrupt enable flag (MIE).
If MIE is " 0 ", all interrupts are disabled. If MIE is " 1 ", all interrupts are enabled (with the exception of the watchdog timer).

When any interrupt is received, MIE is cleared to " 0 ". MIE is set to " 1 " by execution of a return from interrupt instruction (RTI instruction).

If multi-level interrupt processing is to be performed, execute a RTI instruction (MIE $\leftarrow 1 "$ ") during the interrupt processing routines.

At system reset, MIE is initialized to " 0 ". MIEF only supports data reference (R) of data memory through addressing instructions.


Note:

When setting MIE, use "EI" instructions (MIE $\leftarrow 1$ ") and "DI" instructions (MIE $\leftarrow 0 ")$.

### 2.2.4 Current Bank Register (CBR), Extra Bank Register (EBR), HL Register (HL), XY Register (XY)

The CBR, EBR, HL, and XY registers are used for indirect addressing of data memory.
The CBR and EBR registers indicate the data memory bank. The HL and XY registers indicate addresses in the bank. CBR is also used in combination with 8-bit data in the instruction code for direct addressing within the current bank.
Figure 2-1 shows the various register combinations.

| CBR |
| :---: |
| CBR |
| EBR |
| EBR |
| CBR |
| A11-A8 |



Figure 2-1 Various Register Combinations

A11 to A0 in Figure 2-1 indicate data memory addresses (4K nibbles max.).
At system reset, the CBR, EBR, HL, and XY registers are initialized to " 0 ".
When an interrupt occurs, a "PUSH HL" or "PUSH XY" instruction can be used if necessary to save the CBR, EBR, HL, and XY registers on the register stack. These registers can be restored with a "POP HL" or "POP XY" instruction.

The CBR, EBR, HL, and XY registers are assigned to special function register (SFR) addresses 0F9H to 0FEH.

|  |  | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| EBR | (OFEH) (R/W) | $\mathrm{e}_{3}$ | $\mathrm{e}_{2}$ | $\mathrm{e}_{1}$ | $\mathrm{e}_{0}$ |
|  |  | bit 3 | bit 2 | bit 1 | bit 0 |
| CBR | $\begin{aligned} & \text { (OFDH) } \\ & \text { (R/W) } \end{aligned}$ | C3 | $\mathrm{C}_{2}$ | $\mathrm{C}_{1}$ | Co |
|  |  | bit 3 | bit 2 | bit 1 | bit 0 |
| H | (OFCH)(R/W) | $\mathrm{h}_{3}$ | $\mathrm{h}_{2}$ | $\mathrm{h}_{1}$ | $\mathrm{h}_{0}$ |
|  |  | bit 3 | bit 2 | bit 1 | bit 0 |
| L | (OFBH) (R/W) | $\mathrm{I}_{3}$ | $\mathrm{I}_{2}$ | $I_{1}$ | $\mathrm{I}_{0}$ |
|  |  | bit 3 | bit 2 | bit 1 | bit 0 |
| $X$ | (OFAH) (R/W) | $\mathrm{X}_{3}$ | $\mathrm{x}_{2}$ | $\mathrm{x}_{1}$ | $\mathrm{x}_{0}$ |
|  |  | bit 3 | bit 2 | bit 1 | bit 0 |
| Y | (0F9H) (R/W) | $\mathrm{y}_{3}$ | $\mathrm{y}_{2}$ | $\mathrm{y}_{1}$ | yo |
|  |  |  |  |  |  |

### 2.2.5 Program Counter (PC)

The program counter ( PC ) is a counter with 16 valid bits that specifies the program memory space.

### 2.2.6 RA Registers (RA3, RA2, RA1, RA0)

The RA registers are used for indirect program memory addressing (ROM table reference instructions).
Figure 2-2 shows the address configuration of the RA registers.

| RA3 | RA2 | RA1 | RA0 |
| :---: | :---: | :---: | :---: |
| A11-A8 | A7-A4 | A3-A0 |  |

Figure 2-2 Address Configuration of RA3 to RA0 Registers

Within the A15 to A0 of Figure 2-2, A14 to A0 indicate program memory addresses (32K words max.).
RA3 to RA0 are assigned to special function register (SFR) addresses 0F2H to 0F5H.

|  |  | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| RA3 | (0F5H) | $\mathrm{a}_{15}$ | $\mathrm{a}_{14}$ | $\mathrm{a}_{13}$ | $\mathrm{a}_{12}$ |
|  | (R/W) | bit 3 | bit 2 | bit 1 | bit 0 |
| RA2 | (0F4H) | $\mathrm{a}_{11}$ | $\mathrm{a}_{10}$ | $\mathrm{a}_{9}$ | $\mathrm{a}_{8}$ |
|  | (R/W) |  |  |  |  |
|  |  | bit 3 | bit 2 | bit 1 | bit 0 |
| RA1 | (0F3H) | $\mathrm{a}_{7}$ | $\mathrm{a}_{6}$ | $\mathrm{a}_{5}$ | $\mathrm{a}_{4}$ |
|  | (R/W) | bit 3 | bit 2 | bit 1 | bit 0 |
| RAO | (0F2H) | $\mathrm{a}_{3}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ |
|  | (R/W) |  |  |  |  |

At system reset, RA3 to RA0 are initialized to "0".


Note:

When executing a ROM table reference instruction that uses RA registers, do not use addresses located in the SFR area to transfer ROM table data to RA registers, otherwise indirect addressing of program memory will not operate properly.

### 2.2.7 Stack Pointer (SP) and Call Stack

The stack pointer (SP) is a pointer that indicates the call stack address where the program counter is saved when a subroutine call or interrupt occurs.

The SP is a 4-bit up/down counter that is incremented during stack saves and is decremented during stack restores.
The call stack has 16 levels from address 0 H to address 0 FH . Because the hardware requires 1 level of the call stack during program execution, only 15 levels can be used for stack saves. The contents of the call stack cannot be read or written by the program.
Figure 2-3 shows the relation between SP and the call stack.


Figure 2-3 Relation Between SP and Call Stack

SP is assigned to special function register (SFR) address 0F7H.


At system reset, SP is initialized to " 0 " and points to address " 0 H " of the call stack. SP is a read-only register and writes are invalid.

### 2.2.8 Register Stack Pointer (RSP) and Register Stack

The register stack pointer (RSP) is a pointer that indicates the register stack address for saving various registers.

RSP is a 4-bit up/down counter that is incremented during stack saves (execution of PUSH instructions) and is decremented during stack restores (execution of POP instructions).
The register stack has 16 levels from address 0 H to address 0 FH . The contents of the register stack cannot be read or written by the program.
Figure 2-4 shows the relation between RSP and the register stack.


Figure 2-4 Relation Between RSP and Register Stack

The various registers shown in Figure 2-5 are saved onto and restored from the register stack by PUSH and POP instructions.
"PUSH HL" and "POP HL" instruction execution


Register stack
"PUSH XY" and "POP XY" instruction execution


Figure 2-5 Register Save/Restore by Execution of PUSH/POP Instructions

RSP is assigned to special function register (SFR) address 0F6H.

|  | bit 3 |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| RSP (0F6H) |  |  |  |  |
| (R/W) |  |  |  |  |$\quad$| bit 2 | bit 1 | bit 0 |
| ---: | ---: | ---: |

At system reset, RSP is initialized to " 0 " and points to address " 0 H " of the register stack.

### 2.3 Memory Spaces

### 2.3.1 Program Memory Space

The program memory space is the read-only memory that stores program data.
The program memory space has a data length of 16 bits and extends from address 0000 H to address 5FFFH in the ML63326.

In addition to program data, the program memory can also store ROM table data and the melody data. Figure $2-6$ shows the configuration of the program memory space.


Figure 2-6 Program Memory Space Configuration

After system reset, instruction execution begins at address 0000 H . The interrupt area from address 0010 H to address 0037 H contains starting addresses of the interrupt processing routines that are executed when interrupts are generated. (Refer to Chapter 4, "Interrupt.")

ROM table data is transferred to data memory by ROM table reference instructions.
The melody data defines the tone, tone length, and end tone used in the melody circuit (MELODY63K) of the ML63326. After an MSA instruction specifies the starting address, the melody data is automatically transferred to the melody circuit when a melody data interrupt occurs. (Refer to Chapter 12, "Melody Driver.")
Because the test data area contains program data for testing, it cannot be used as a program data area.

### 2.3.2 Data Memory Space

The data memory space contains data RAM and special function registers (SFRs).
The data memory consists of 8 banks. One bank unit is 256 nibbles. BANK 0 is allocated as a SFR area, BANK 1 as the LCD display register, and BANK 2 and the following BANKS are data RAM.

Figure 2-7 shows the configuration of the data memory space.


Figure 2-7 Data Memory Space Configuration

### 2.3.3 Memory Space for Voice Synthesis and Character Data

The memory space for voice synthesis and character data is configured by a mask ROM that stores the voice data necessary for the built-in voice synthesis function and the character data used for the LCD display.


Figure 2-8 Memory Space Configuration

### 2.3.4 External Memory Space

The external memory space is one for storing the voice data necessary for the built-in voice synthesis function and the character data used for the LCD display, and is accessed via a port. The external memory space configuration is shown in Figure 2-9.


Figure 2-9 External Memory Space Configuration

## Chapter 3

## CPU Control Functions

## Chapter 3 CPU Control Functions

### 3.1 Overview

Operating states, including system reset, are classified as follows.

- Normal operation mode
- System reset mode
- Halt mode

Figure 3-1 shows the CPU operating state transition diagram.


Figure 3-1 Operating State Transition Diagram

The normal operation mode is the state in which the CPU executes instructions sequentially. The system reset mode begins when a reset input causes the CPU to begin system reset processing where registers and pins are initialized. The CPU remains in this state until instruction execution begins. After system reset processing, instruction execution begins from address 0000 H .

The halt mode is the state in which the CPU is halted (instruction execution suspended) but internal peripheral functions continue to operate. During the halt mode, the PC is not incremented. Even upon entering the halt mode, port and peripheral functions will not change. Transfer to the halt mode is accomplished by executing a "HALT" instruction.

### 3.2 System Reset Mode (RST)

### 3.2.1 Transfer to and State of System Reset Mode

The following three factors cause a transfer to the system reset mode.

- Setting the RESET pin to a " H " level (for 1 ms or more)
- Detection of power on
- Detection that low-speed clock oscillation is halted

The following operations are performed in the system reset mode.
(1) CPU is initialized.
(2) Backup flag changes to "1" and backup circuit changes to ON state.
(3) Bias reference voltage supply (VR) is energized.
(4) All LCD driver outputs are turned OFF and the outputs change to the $\mathrm{V}_{\text {SS }}$ level.
(5) All special function registers (SFRs) are initialized. However, data RAM and display registers are not initialized.
After system reset processing, instruction execution begins from address 0000H.
Figures 3-2 and 3-3 show the system reset generator circuit and signals when a system reset is generated.


Figure 3-2 System Reset Generator Circuit


Figure 3-3 Signals When System Reset is Generated


Note:

- System reset takes priority over all other processing and terminates all processing up to that point in time. Therefore, the contents of RAM and display registers, which are not initialized, cannot be guaranteed after a system reset.
- When performing transfer to the system reset mode by setting the RESET pin to a "H" level, set the RESET pulse width to 1 ms or more.


### 3.3 Halt Mode

### 3.3.1 Transfer to and State of Halt Mode

Transfer to the halt mode is performed by the software when a HALT instruction is executed.
When a HALT instruction is executed, the CPU enters the HALT mode at the S2 state of the HALT instruction.

Oscillation and time base counter operation continue while in the halt mode.

If an interrupt request occurs at the same time as execution of a HALT instruction, interrupt processing has priority and the HALT instruction will not be executed. After the HALT instruction performs the equivalent operation of a NOP instruction, the interrupt routine is entered. When an RTI instruction is used to complete the interrupt routine, the main routine is resumed beginning from the instruction immediately following the HALT instruction.

Figure 3-4 shows the timing when a HALT instruction and interrupt request occur simultaneously.

n: HALT instruction address
(INT): Starting address of interrupt routine
(RTI): RTI instruction address

Figure 3-4 Timing of Simultaneous HALT Instruction and Interrupt Request


Note:

While an interrupt request is generated, execution of a HALT instruction will not transfer operation to the halt mode.

### 3.3.2 Halt Mode Release

The following two methods are available to release the halt mode.

- Release by interrupt generation (transfer to normal operation mode)
- Release by RESET pin (transfer to system reset mode)


### 3.3.2.1 Release of Halt Mode by Interrupt

If the halt mode is to be released by an interrupt, the enable flag of the interrupt used for release must be set to " 1 " prior to entering the halt mode. When the halt mode is released by an interrupt, operation transfers to the normal operation mode.
Figure 3-5 shows the timing of transferring to the halt mode by execution of a HALT instruction and of releasing the halt mode by an interrupt.

When the halt mode is released by an interrupt request, the first instruction immediately following the HALT instruction is executed and then the interrupt routine is entered. When an RTI instruction is used to complete the interrupt routine, the main routine is resumed beginning from the second instruction after the HALT instruction.


Figure 3-5 Timing of Transfer to Halt Mode and Release of Halt Mode by Interrupt


Note:

If the halt mode is to be released, set individual interrupt enable flags to "1". If an individual interrupt enable flag is " 0 ", the corresponding interrupt request signal cannot reset the HLT flag, regardless of whether the master interrupt enable flag (MIE) is " 0 " or " 1 ".

### 3.3.2.2 Release of Halt Mode by RESET Pin

If a high-level is input to the RESET pin, the CPU is released from the halt mode and transfers to the system reset mode.

### 3.3.3 Melody Data Interrupt and Halt Mode Release

The halt mode is not released by a melody data interrupt.
The melody data interrupt is different from a conventional interrupt in that the melody data interrupt is a hardware processing interrupt used for transfer of melody data to the melody circuit. It is not dependent on the program.

When this interrupt is generated, the instruction immediately after the HALT instruction is executed, then the melody data is transferred to the melody circuit, and the HALT instruction is executed again. This sequence is indicated in Figure 3-6.


Figure 3-6 Melody Data Request Interrupt Operation

### 3.3.4 Note Concerning HALT Instruction

As described above, the instruction immediately after the HALT instruction may be executed any number of times. For this reason, always place an NOP instruction immediately after the HALT instruction.

| (Example) | $\bullet$ |
| :---: | :---: |
|  | $\bullet$ |
|  | $\bullet$ |
|  | HALT |
|  | NOP |

NOP
-

## Chapter 4

## Interrupt (INT326)

## Chapter 4 Interrupt (INT326)

### 4.1 Overview

The ML63326 supports 17 interrupt factors: 4 external interrupts and 13 internal interrupts. With the exception of the watchdog timer interrupt, interrupt enable/disable is controlled by the master interrupt enable flag (MIE) and the individual interrupt enable registers (IE0 to IE4). Watchdog timer interrupt is a non-maskable interrupt.

When interrupt conditions are met, the interrupt routine is executed from the interrupt start address.

Table 4-1 indicates a list of interrupt factors, and Figure 4-1 shows the interrupt control equivalent circuit.

Table 4-1 List of Interrupt Factors

| Priority | Interrupt factor | Symbol | Interrupt start address |
| :---: | :--- | :---: | :---: |
| 1 | Watchdog timer interrupt | WDTINT | 0010 H |
| 2 | Melody end interrupt | MDINT | 0012 H |
| 3 | External interrupt 0 (PB 4-bit OR input) | XIOINT | 0014 H |
| 4 | Voice synthesis interrupt | VOINT | 0016 H |
| 5 | External interrupt 2 (PE.3) | XI2INT | 0018 H |
| 6 | External interrupt 3 (PF 4-bit OR input) | XIIINT | 001 HH |
| 7 | External interrupt 5 (PO 4-bit OR input) | XI5INT | 001 EH |
| 8 | Timer 0 interrupt | TMOINT | 0020 H |
| 9 | Timer 1 interrupt | TM1INT | 0022 H |
| 10 | Timer 2 interrupt | TM2INT | 0024 H |
| 11 | Timer 3 interrupt | TM3INT | 0026 H |
| 12 | Shift register interrupt | SFTINT | 002 CH |
| 13 | T10 Hz interrupt | T10HzINT | 002 EH |
| 14 | 32 Hz interrupt | $32 H z I N T$ | 0030 H |
| 15 | 16 Hz interrupt | 16 HzINT | 0032 H |
| 16 | 4 Hz interrupt | $4 H z I N T$ | 0034 H |
| 17 | 2 Hz interrupt | $2 H z I N T$ | 0036 H |

If multiple interrupts are detected simultaneously, the lowest interrupt start address is given priority.
For details on interrupt operation, refer to Chapter 6 (Time Base Counter), Chapter 7 (Timers), Chapter 8 ( 100 Hz Timer Counter), Chapter 9 (Watchdog Timer), Chapter 10 (Ports), Chapter 12 (Melody Driver), Chapter 13 (Voice Synthesis), and Chapter 14 (Shift Register).


Figure 4-1 ML63326 Interrupt Control Equivalent Circuit

### 4.2 Interrupt Registers

The following three types of registers are used to control interrupts.
(1) Master interrupt enable register (MIEF)
(2) Interrupt enable registers (IE0 to IE4)
(3) Interrupt request registers (IRQ0 to IRQ4)

These registers are described below.
(1) Master interrupt enable register (MIEF)

MIEF is a 4-bit register in which bit 0 is the master interrupt enable flag (MIE).
MIE (bit 0 of MIEF) is a flag that disables or enables all interrupts except for the watchdog timer interrupt.

If MIE is " 0 ", all interrupts are disabled. If MIE is "1", all interrupts are enabled (with the exception of the watchdog timer).

When any interrupt is received, MIE is cleared to " 0 ". MIE is set to " 1 " by execution of a return from interrupt instruction (RTI instruction).
If multi-level interrupt processing is to be performed, execute a RTI instruction (MIE $\leftarrow 1 "$ ") during the interrupt processing routines.
At system reset, MIE is initialized to " 0 ". MIEF only supports data reference (R) of data memory through addressing instructions.


Note:

When setting MIE, use "EI" instructions (MIE $\leftarrow 1$ ") and "DI" instructions (MIE $\leftarrow 0 ")$.
(2) Interrupt enable registers (IE0 to IE4)

IE0, IE1, IE2, IE3, and IE4 are registers that consist of 4 bits each.
A logical AND of the corresponding bits of an interrupt enable register (IE0 to IE4) and an interrupt request register (IRQ0 to IRQ4) determines whether or not each interrupt request is issued to the CPU. The watchdog timer interrupt is non-maskable, and is therefore not dependent upon the interrupt enable registers (IEO to IE4) and the master interrupt enable register (MIEF).

If multiple interrupts request the CPU at the same time, as shown in Table 5-1, the interrupts are accepted in order of highest priority and low priority interrupts are placed on hold.

When an interrupt is received, the master interrupt enable flag (MIE) is cleared to "0". The corresponding bits in the interrupt enable registers (IE0 to IE4) do not change.

At system reset, each bit of IE0 through IE4 is initialized to "0".

| IEO (050H) <br> (R/W) | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: |
|  | EVI | EXIO | EMD | - |
| Voice synthesis interrupt enable flag |  |  |  |  |
| 0: Disable (initial value) |  |  |  |  |
| 1: Enable |  |  |  |  |
| External interrupt 0 enable flag |  |  |  |  |
| 0: Disable (initial value) |  |  |  |  |
| 1: Enable |  |  |  |  |
| Melody end interrupt enable flag- |  |  |  |  |
| 0: Disable (initial value) |  |  |  |  |
| 1: Enable |  |  |  |  |


| IE1 (051H) | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: |
|  | EXI5 | - | EXI3 | EXI2 |
| External interrupt 5 enable flag |  |  |  |  |
| 0: Disable (initial value) |  |  |  |  |
| 1: Enable |  |  |  |  |
| External interrupt 3 enable flag |  |  |  |  |
| 0: Disable (initial value) |  |  |  |  |
| 1: Enable |  |  |  |  |
| External interrupt 2 enable flag |  |  |  |  |
| 0: Disable (initial value) |  |  |  |  |
| 1: Enable |  |  |  |  |


| $\begin{array}{ll} \text { IE2 } & \text { (052H) } \\ & (\mathrm{R} / \mathrm{W}) \end{array}$ | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: |
|  | ETM3 | ETM2 | ETM1 | ETMO |
| Timer 3 interrupt enable flag |  |  |  |  |
| 0: Disable (initial value) |  |  |  |  |
| Timer 2 interrupt enable flag |  |  |  |  |
| 0: Disable (initial value) |  |  |  |  |
| 1: Enable |  |  |  |  |
| Timer 1 interrupt enable flag |  |  |  |  |
| 0: Disable (initial value) |  |  |  |  |
| 1: Enable |  |  |  |  |
| Timer 0 interrupt enable flag |  |  |  |  |
| 0: Disable (initial value) |  |  |  |  |
| 1: Enable |  |  |  |  |



| IE4 (054H) | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: |
|  | E2Hz | E4Hz | E16Hz | E32Hz |
| 2 Hz interrupt enable flag |  |  |  |  |
| 0: Disable (initial value) |  |  |  |  |
| 4 Hz interrupt enable flag |  |  |  |  |
| 0: Disable (initial value) |  |  |  |  |
| 1: Enable |  |  |  |  |
| 16 Hz interrupt enable flag |  |  |  |  |
| 0: Disable (initial value) |  |  |  |  |
| 1: Enable |  |  |  |  |
| 32 Hz interrupt enable flag |  |  |  |  |
| 0: Disable (initial value) |  |  |  |  |
| 1: Enable |  |  |  |  |

(3) Interrupt request registers (IRQ0 to IRQ4)

IRQ0, IRQ1, IRQ2, IRQ3 and IRQ4 are registers that consist of 4 bits each.
When an interrupt request is generated, the corresponding bit of the interrupt request register is set to "1" in the first half of the S1 state of the next instruction. So that the CPU can receive interrupt requests, set the master interrupt enable flag (MIE) to "1" and set the appropriate flag of the corresponding interrupt enable register (IE0 to IE4) to "1".
The watchdog timer interrupt is non-maskable and does not depend upon the interrupt enable register or the master interrupt enable register (MIEF).

Setting the appropriate bits of an interrupt request register to "1" allows software interrupts to be generated.
When an interrupt request is received, the corresponding bits of IRQ0 to IRQ4 are cleared to "0".

At system reset, each bit of IRQ0 through IRQ4 is initialized to "0".

bit 3: QVI (reQuest Voice synthesis Interrupt)
This is the interrupt request signal from the voice synthesis section.
An interrupt request is generated when the setting of one voice phrase is completed and the setting of the next voice phrase is enabled by the voice synthesis section.

## bit 2: QXIO (reQuest eXternal Interrupt 0)

The external interrupt 0 request flag.
The external interrupt 0 is assigned as the secondary function of each bit of port B (PB. 0 to PB.3). External interrupt 0 requests are generated by a 4-bit ORed input.

## bit 1: QMD (reQuest Melody Driver)

Melody end interrupt request flag.
Melody end interrupts are generated when the melody driver outputs the end note data (END bit = "1").
bit 0: QWDT (reQuest WatchDog Timer)
Watchdog timer interrupt request flag.
When the watchdog timer is started and then overflow occurs, an interrupt is requested. The watchdog timer interrupt is non-maskable and does not depend upon the interrupt enable registers or the master interrupt enable register (MIE).

| IRQ1 (056H) | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: |
|  | OXI5 | - | QXI3 | 0XI2 |
| External interrupt 5 request flag |  |  |  |  |
| 0 : No request (initial value) |  |  |  |  |
| External interrupt 3 request flag |  |  |  |  |
| 0: No request (initial value) |  |  |  |  |
| 1: Request |  |  |  |  |
| External interrupt 2 request flag |  |  |  |  |
| 0: No request (initial value) |  |  |  |  |
| 1: Request |  |  |  |  |

bit 3: QXI5 (reQuest eXternal Interrupt 5)
External interrupt 5 request flag.
The external interrupt 5 is assigned as a secondary function to each bit (P0.0 to 0.3 ) of port 0 .

An external interrupt 5 request is generated through the 4-bit ORed input.
bit 1: QXI3 (reQuest eXternal Interrupt 3)
External interrupt 3 request flag.
The external interrupt 3 is assigned as a secondary function to each bit (PF. 0 to PF.3) of port F.
An external interrupt 3 request is generated through the 4-bit ORed input.
bit 0: QXI2 (reQuest eXternal Interrupt 2)
External interrupt 2 request flag.
The external interrupt 2 is assigned as a secondary function of port E. 3 (PE.3). Generation of the external interrupt 2 is triggered by the falling edge of the 128 Hz or 4 kHz output of the time base counter.

| $\begin{aligned} & \text { IRQ2 (057H) } \\ & (\mathrm{R} / \mathrm{W}) \end{aligned}$ | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: |
|  | QTM3 | QTM2 | QTM1 | QTM0 |
| Timer 3 interrupt request flag |  |  |  |  |
| 0: No request (initial value) |  |  |  |  |
| 1: Request |  |  |  |  |
| Timer 2 interrupt request flag |  |  |  |  |
| 0: No request (initial value) |  |  |  |  |
| 1: Request |  |  |  |  |
| Timer 1 interrupt request flag |  |  |  |  |
| 0: No request (initial value) |  |  |  |  |
| 1: Request |  |  |  |  |
| Timer 0 interrupt request flag |  |  |  |  |
| 0: No request (initial value) |  |  |  |  |
| 1: Request |  |  |  |  |

bit 3: QTM3 (reQuest TiMer 3)
Timer 3 interrupt request flag.
A timer 3 interrupt request is generated whenever timer 3 overflows.

## bit 2: QTM2 (reQuest TiMer 2)

Timer 2 interrupt request flag.
A timer 2 interrupt request is generated whenever timer 2 overflows.

## bit 1: QTM1 (reQuest TiMer 1)

Timer 1 interrupt request flag.
A timer 1 interrupt request is generated whenever timer 1 overflows.
bit 0: QTM0 (reQuest TiMer 0)
Timer 0 interrupt request flag.
A timer 0 interrupt request is generated whenever timer 0 overflows.

| IRQ3 (058H)$(\mathrm{R} / \mathrm{W})$ | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: |
|  | Q10Hz | QSFT | - | - |
| $\begin{aligned} & \frac{10 \mathrm{~Hz} \text { interrupt request flag }}{0 \text { : No request (initial value) }} \\ & \text { 1: Request } \end{aligned}$ |  |  |  |  |

bit 3: Q10Hz (reQuest 10 Hz )
10 Hz interrupt request flag.
A 10 Hz interrupt request is generated whenever the 10 Hz carry generated by the 100 Hz timer counter is output.
bit 2: QSFT (reQuest ShiFT register)
Shift register interrupt request flag.
A shift register interrupt is generated when the 8-bit data transfer for the shift register is completed.

| $\begin{gathered} \text { IRQ4 (059H) } \\ \text { (R/W) } \end{gathered}$ | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: |
|  | Q2Hz | Q4Hz | Q16Hz | Q32Hz |
|  |  |  |  |  |
| 2 Hz interrupt request flag |  |  |  |  |
| 0: No request (initial value) |  |  |  |  |
| 1: Request |  |  |  |  |
| 4 Hz interrupt request flag |  |  |  |  |
| 0: No request (initial value) |  |  |  |  |
| 1: Request |  |  |  |  |
| 16 Hz interrupt request flag |  |  |  |  |
| 0: No request (initial value) |  |  |  |  |
| 1: Request |  |  |  |  |
| 32 Hz interrupt request flag |  |  |  |  |
| 0: No request (initial value) |  |  |  |  |
| 1: Request |  |  |  |  |

bit 3: Q2Hz (reQuest 2 Hz )
2 Hz interrupt request flag.
A 2 Hz interrupt request is generated at every falling edge of the 2 Hz output of the time base counter.
bit 2: Q4Hz (reQuest 4 Hz )
4 Hz interrupt request flag.
A 4 Hz interrupt request is generated at every falling edge of the 4 Hz output of the time base counter.
bit1: Q16Hz (reQuest 16 Hz )
16 Hz interrupt request flag.
A 16 Hz interrupt request is generated at every falling edge of the 16 Hz output of the time base counter.
bit 0: Q32Hz (reQuest 32 Hz )
32 Hz interrupt request flag.
A 32 Hz interrupt request is generated at every falling edge of the 32 Hz output of the time base counter.

### 4.3 Interrupt Sequence

### 4.3.1 Interrupt Processing

While MIE is " 1 ", operation transfers to interrupt processing when individual interrupt factors are generated.

The watchdog timer interrupt is non-maskable and regardless of the MIE flag status, operation will shift to interrupt processing when the watchdog timer interrupt factor is generated.

The following processes are performed when an interrupt is generated.
(1) MIE and the corresponding interrupt request flag are cleared to " 0 ".
(2) The program counter (PC) is saved on the call stack.
(3) The call stack pointer $(\mathrm{SP})$ is incremented by 1 . $(\mathrm{SP} \leftarrow \mathrm{SP}+1)$
(4) The starting address of the interrupt routine is loaded into the program counter (PC). Interrupt processing is performed in 0 machine cycles.

Figure 4-2 shows the stack contents after an interrupt is generated.


Figure 4-2 Call Stack Contents after Interrupt Generation

### 4.3.2 Return from an Interrupt Routine

Return from a watchdog timer interrupt routine is performed with an "RTNMI" instruction.
Return from all other interrupt routines is performed with an "RTI" instruction.
Execution of "RTI" and "RTNMI" instructions both require 1 machine cycle.
When returning from an interrupt routine, the CPU performs the following processes.
(1) The call stack pointer (SP) is decremented by 1. (SP $\leftarrow S P-1)$
(2) MIE is set to "1" (when an "RTNMI" instruction is used, MIE is restored to its state prior to the interrupt).
(3) 1 is added to the call stack contents and that value is loaded into the program counter (PC).

Notes:

- While the MIE flag is " 0 " (interrupt disabled state), if a watchdog timer interrupt is processed and an "RTI" instruction is executed, the MIE flag will be set to " 1 " and interrupts enabled.
- Use "RTNMI" instructions to return from watchdog timer interrupts only. Use "RTI" instructions for normal interrupts.


### 4.3.3 Interrupt Hold Instructions

Interrupt requests are not received during execution of the following instructions. These instructions are processed with priority, and interrupt processing is delayed until completion of the instruction.

- ROM table reference instructions
- External memory transfer instruction
- Stack operation instructions
- Jump instructions
- Conditional branch instructions
- Call/return instructions
- "EI" (set MIE flag) instructions, "DI" (clear MIE flag) instructions and "MSA cadr15" (start melody output) instructions within control instructions


Note:
If the above instructions are used consecutively, even if an interrupt is generated, that interrupt may be put on hold for a considerable amount of time before the interrupt routine begins.

## Chapter 5

## Clock Generator Circuit (OSC)

## Chapter 5 Clock Generator Circuit (OSC)

### 5.1 Overview

The clock generator circuit (OSC) consists of a low-speed clock generator circuit, a highspeed clock generator circuit and a clock controller unit. The clock generator circuit generates the system clock (CLK), time base clock (TBCCLK) and the high-speed clock (HSCLK).

The following modes can be selected for the low-speed clock generator circuit and the highspeed clock generator circuit.

- Low-speed clock generator circuit: crystal oscillation mode or RC oscillation mode (mask option selection)
- High-speed clock generator circuit: crystal oscillation mode or RC oscillation mode (software selection)
The system clock is the basic operation clock for the CPU. The time base clock is the basic operation clock for the time base counter.

Depending on the contents of the frequency control register (FCON), the system clock frequency is switched to either the output of the low-speed clock generator circuit (TBCCLK) or the output of the high-speed clock generator circuit (HSCLK).

The frequency control register (FCON) also controls modes of the high-speed clock generator circuit.

### 5.2 Clock Generator Circuit Configuration

Figure 5-1 shows a block diagram of the clock generator circuit.


Figure 5-1 Clock Generator Circuit Configuration

### 5.3 Low-Speed Clock Generator Circuit

The low-speed clock generator circuit has two modes that are selected by the mask option, the RC oscillation mode and crystal oscillation mode. The oscillation frequency is 30 to 80 kHz .

For the RC oscillation mode, attach an external resistor, $\mathrm{R}_{\mathrm{OSL}}$, as shown in Figure 5-2(a). For the crystal oscillation mode, attach an external crystal unit and capacitor, $\mathrm{C}_{\mathrm{G}}$, as shown in Figure 5-2(b).

(a) External Circuit for RC Oscillation Mode

(b) External Circuit for Crystal Oscillation Mode

Figure 5-2 External Circuits for Low-Speed Clock Oscillation


Note:
For convenience, the descriptions of this manual assume that a 32.768 kHz crystal unit is used in the low-speed clock generator circuit.
For the method of specifying mask options for the low-speed clock generator circuit, see "Appendix G: Mask Option."

Table 5-1 lists typical values of oscillation frequency when the low-speed side RC oscillation mode is selected. Table $5-2$ shows an example external component to be attached when the low-speed side crystal oscillation mode is selected.

Table 5-1 Typical Oscillation Frequencies for the Low-Speed Side RC Oscillation Mode (Typ.)

| R $\mathbf{\text { OSL }}$ | $\mathbf{f}_{\text {ROSL }}$ |
| :---: | :---: |
| $1.5 \mathrm{M} \Omega$ | $32 \mathrm{kHz} \pm 30 \%$ |
| $700 \mathrm{k} \Omega$ | $60 \mathrm{kHz} \pm 30 \%$ |
| $400 \mathrm{k} \Omega$ | $80 \mathrm{kHz} \pm 30 \%$ |

Table 5-2 Example External Component for the Low-Speed Side Crystal Oscillation Mode

| $\mathbf{C}_{\mathbf{G}}$ | $\mathbf{f}_{\mathbf{X T}}$ |
| :---: | :---: |
| 12 pF | 32.768 kHz |

### 5.4 High-Speed Clock Generator Circuit

The high-speed clock generator circuit has two modes, the RC oscillation mode and crystal oscillation mode. Oscillation modes are set by OSCSEL (bit 2 of FCON).

- OSCSEL = "0" : RC oscillation mode
- OSCSEL = "1" : crystal oscillation mode

During the RC oscillation mode, the source oscillation clock is output as the high-speed clock. The maximum frequency in this case is 2.048 MHz .

During the crystal oscillation mode, the half frequency waveform of the source oscillations is output as the high-speed clock. The maximum frequency of the source oscillations in this case is 4.096 MHz .
If the high-speed clock is not to be used, leave the OSC0 and OSC1 pins open (unconnected). For the RC oscillation mode, attach an external resistor, $\mathrm{R}_{\mathrm{OSH}}$, as shown in Figure 5-3(a). For the crystal oscillation mode, attach an external crystal unit and capacitors as shown in Figure 5-3(b).


Figure 5-3 External Circuits for High-Speed Clock Oscillation

Table 5-3 lists typical values of oscillation frequency when the high-speed side RC oscillation mode is selected. Table 5-4 lists example external components to be attached when the highspeed side crystal oscillation mode is selected.

Table 5-3 Typical Oscillation Frequencies for the High-Speed Side RC Oscillation Mode (Typ.)

| Rosh | $\mathbf{V}_{\mathbf{D D H}^{*}}$ | $\mathbf{f}_{\mathbf{R O S H}}$ |
| :---: | :---: | :---: |
| $39 \mathrm{k} \Omega$ | 3.6 V | $1.9 \mathrm{MHz} \pm 30 \%$ |
|  | 4.2 V | $2.1 \mathrm{MHz} \pm 30 \%$ |
|  | 4.8 V | $2.2 \mathrm{MHz} \pm 30 \%$ |
| $47 \mathrm{k} \Omega$ | 3.6 V | $1.6 \mathrm{MHz} \pm 30 \%$ |
|  | 4.2 V | $1.7 \mathrm{MHz} \pm 30 \%$ |
|  | 4.8 V | $1.8 \mathrm{MHz} \pm 30 \%$ |

Note:
*: The power supply voltage $\mathrm{V}_{\mathrm{DDH}}$ of the high-speed clock generator circuit is a voltage obtained by doubling the voltage $\mathrm{V}_{\text {DD2 }}$ used in the LCD bias generator section. Take care because $\mathrm{V}_{\mathrm{DD} 2}$ can be varied from 1.8 V to 2.4 V using the display contrast register (DSPCNT). For details, see Chapter 15, "LCD Driver" and Chapter 17, "Power Supply Circuit."

Table 5-4 Example External Components for the High-Speed Side Crystal Oscillation Mode

| $\mathbf{C}_{\mathrm{Lo}}$ | $\mathbf{C}_{\mathrm{L} 1}$ | Crystal unit |
| :---: | :---: | :---: |
| 8 pF | 8 pF | AT-49 $(4.096 \mathrm{MHz})^{*}$ |

*: Manufactured by Daishinku Corp.

### 5.5 System Clock Control

The system clock is the basic operation clock of the CPU.
The clock can be selected as follows with the CPUCLK (bit 0 of FCON) setting.

- CPUCLK = "0" (initial value)

The output of the low-speed clock generator circuit (TBCCLK) is the system clock.

- CPUCLK = "1"

The output of the high-speed clock generator circuit (HSCLK) is the system clock.
When HSCLK is selected as the system clock, the high-speed clock must be in the oscillating state (ENOSC = "1"). The low-speed generator circuit will continue to oscillate even when the high-speed generator circuit is selected.

To reduce the total power consumption in applications that use the high-speed clock generator circuit, the following clock controls are generally implemented in software.

- During normal operation, the output of the low-speed clock generator circuit (CPUCLK = "0") should be the system clock.
- Only when high-speed operation is necessary should the high-speed clock oscillate (ENOSC = "1") and output of the high-speed clock generator circuit (CPUCLK = "1") should be selected.

For details of the system clock select timing, refer to section 5.7, "System Clock Select Timing."

# ML63326 User's Manual <br> Chapter 5 Clock Generator Circuit (OSC) 

### 5.6 Frequency Control Register (FCON)

FCON is a special function register (SFR) that selects the system clock.

bit 2: OSCSEL
This bit selects the RC oscillation mode or the crystal oscillation mode of the highspeed clock generator circuit. At system reset, this bit is cleared to " 0 ", selecting the RC oscillation mode.

## bit 1: ENOSC

This bit starts and stops oscillation of the high-speed clock generator circuit. At system reset, this bit is cleared to " 0 ", stopping oscillation of the high-speed clock generator circuit.
bit 0: CPUCLK
This bit selects the system clock, the basic operation clock of the CPU. At system reset, this bit is cleared to " 0 ", selecting output of the low-speed clock generator circuit (TBCCLK).

### 5.7 System Clock Select Timing

After system reset, the system clock is TBCCLK.
When high-speed operation is necessary, switch the system clock to HSCLK.
A flowchart of system clock operation is shown below.

| System clock status |
| :---: |
| TBCCLK |
| (Low-speed clock generator circuit output) |

After system reset, the lowspeed clock generator output is the system clock.

Software processing
(2) High-speed clock oscillation stop

$$
\text { ENOSC (bit } 1 \text { of FCON) = "0" }
$$

ENOSC = "0" : Stop high-speed clock oscillation (initial value)
ENOSC = "1" : Start high-speed clock oscillation
(1) Low-speed clock oscillation output select

CPUCLK (bit 0 of FCON) = "0"
CPUCLK = "0" : Low-speed clock oscillation output (initial value)
CPUCLK = "1" : High-speed clock oscillation output

Software processing
(1) High-speed clock oscillation mode select

OSCSEL (bit 2 of FCON) setting
OSCSEL = "0" : RC oscillation mode
(initial value)
OSCSEL = "1" : Crystal oscillation mode
(2) High-speed clock oscillation start

ENOSC (bit 1 of FCON) = "1"
ENOSC = "0" : Stop high-speed clock oscillation (initial value)
ENOSC = "1" : Start high-speed clock oscillation
Wait:
When RC oscillation mode selected:
5 ms or more
When crystal oscillation mode selected:
10 ms or more
(3) High-speed clock oscillation output select

CPUCLK (bit 0 of FCON) = "1"
CPUCLK = "0" : Low-speed clock oscillation output (initial value)
CPUCLK = "1" : High-speed clock oscillation output

HSCLK
(High-speed clock generator circuit output)

When ENOSC (bit 1 of FCON) is set to " 1 ", the voltage doubler circuit that doubles $\mathrm{V}_{\mathrm{DD} 2}$ starts operating and outputs the power supply voltage ( $\mathrm{V}_{\mathrm{DDH}}$ ) for high speed oscillation. The oscillations are started in the mode set by OSCSEL. At the same time, the internal logic power supply voltage ( $\mathrm{V}_{\mathrm{DDL}}$ ) switches from the constant voltage circuit output level (approx. 1.7 V) to the $\mathrm{V}_{\mathrm{DDH}}$ level. Next, if CPUCLK is set to "1", the system clock switches from crystal oscillation output (TBCCLK) to high-speed clock output (HSCLK).

Figure 5-4 shows the system clock select timing and status of the power supply voltage for high-speed oscillation ( $\mathrm{V}_{\mathrm{DDH}}$ ) and the internal logic power supply voltage ( $\mathrm{V}_{\mathrm{DDL}}$ ).


Figure 5-4 System Clock Select Timing

In the crystal oscillation mode, 10 ms are required from the time when ENOSC is set to "1" until the high-speed clock generator circuit enters the oscillating state. Therefore, in this mode, when switching CPUCLK to a high-speed setting, wait for an interval of at least TWAIT $=10 \mathrm{~ms}$ after the rising edge of ENOSC.

In the CR oscillation mode, oscillation begins soon after setting ENOSC to "1". However, it takes about 5 ms for the power supply voltage for high-speed oscillation $\left(\mathrm{V}_{\mathrm{DDH}}\right)$ to stabilize. Therefore, when switching CPUCLK to a high-speed setting, wait for an interval of at least $T_{\text {WAIT }}=5 \mathrm{~ms}$ after the rising edge of ENOSC.

When switching from the high-speed mode to the low-speed mode, set the CPUCLK bit to " 0 ", and sometime after the next instruction, set the ENOSC bit to "0".

For details regarding the power supply for high-speed oscillation and the constant voltage circuit for the internal logic power supply, refer to Chapter 17, "Power Supply Circuit."

## Chapter 6

## Time Base Counter (TBC)

## Chapter 6 Time Base Counter (TBC)

### 6.1 Overview

The time base counter (TBC) is a 15-bit internal counter, which generates the clock supplied to internal peripheral functions.

The TBC clock is a time base clock (TBCCLK).
TBC outputs are used for functions such as time base interrupts and various other circuits. TBC8-11 and TBC12-15 can be read/reset by software.
The TBC generates an interrupt request at the falling edge of $32 \mathrm{~Hz} / 16 \mathrm{~Hz} / 4 \mathrm{~Hz} / 2 \mathrm{~Hz}$ output. The TBC is initialized to 0000 H at system reset.

### 6.2 Time Base Counter Configuration

The configuration of the time base counter (TBC) is shown in Figure 6-1.


Figure 6-1 Time Base Counter (TBC) Configuration
(when a 32.768 kHz crystal is used for low-speed clock oscillation)

### 6.3 Time Base Counter Registers

Time base counter register 0 (TBCR0), time base counter register 1 (TBCR1)
These 4-bit special function registers (SFRs) are used to read the 1 to 8 Hz and 16 to 128 Hz outputs of the time base counter.

A write operation to TBCR0 sets both the 1 to 8 Hz and 16 to 128 Hz outputs to " 0 ", and a write operation to TBCR1 sets the 1 to 8 Hz output to " 0 ".

| TBCRO (060H) <br> (R/W) | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: |
|  | 16 Hz | 32 Hz | 64 Hz | 128 Hz |
| TBCR1 (061H) (R/W) | bit 3 | bit 2 | bit 1 | bit 0 |
|  | 1 Hz | 2 Hz | 4 Hz | 8 Hz |

### 6.4 Time Base Counter Operation

After system reset the time base counter (TBC) begins to count up from 0000H. The count is incremented at the falling edge of the TBCCLK.

TBC $32 \mathrm{~Hz} / 16 \mathrm{~Hz} / 4 \mathrm{~Hz} / 2 \mathrm{~Hz}$ outputs are used as time base interrupts. At each output falling edge, four bits of interrupt request register 4 (IRQ4) are set to "1", namely bit 3 (Q32Hz), bit $2(\mathrm{Q} 16 \mathrm{~Hz})$, bit $1(\mathrm{Q} 4 \mathrm{~Hz})$ and bit $0(\mathrm{Q} 2 \mathrm{~Hz})$, requesting an interrupt to the CPU. TBC outputs are also used as clocks for various circuits.

TBC 1 to 8 Hz output and 16 to 128 Hz output can be read through the time base counter register 0/1 (TBCR0/TBCR1).
A write operation to TBCR1 sets the 1 to 8 Hz output counter to " 0 ", and a write operation to TBCR0 sets both the 1 to 8 Hz and 16 to 128 Hz output counters to " 0 ". The write data in these write operations has no significance. For example, the "MOV TBCRO, A" instruction can be used to write, but is not dependent on accumulator content in any way. When write is executed to TBCR0 and TBCR1 and the 1 to 8 Hz and 16 to 128 Hz counters reset, interrupt requests are generated if $32 \mathrm{~Hz} / 16 \mathrm{~Hz} / 4 \mathrm{~Hz} / 2 \mathrm{~Hz}$ outputs have been set to "1". To disable these interrupts, first set the master interrupt enable flag (MIE) or interrupt enable register 4 (IE4) to "0", execute the write operation to TBCR 0/1, and set the interrupt request flag 4 (IRQ4) to "0".

Figure 6-2 shows interrupt generation timing and time base counter output reset timing by writing "1" to TBCR0 and TBCR1.


Figure 6-2 Interrupt Timing and Reset Timing by Writing "1" to TBCR0, TBCR1

## Chapter 7

## Timers (TIMER)

## Chapter 7 Timers (TIMER)

### 7.1 Overview

The ML63326 has four internal 8-bit timers (0 to 3). Timers 0 and 1, or timers 2 and 3, can be used in tandem as a 16-bit timer.

Timers 0 and 1 have three operation modes: auto-reload mode, capture mode and frequency measurement mode. Timers 2 and 3 have two modes: auto-reload and frequency measurement. Timer clock may be set to the time base clock (TBCCLK: 32.768 kHz ), the high-speed clock (HSCLK), or an external clock. When using the timers as a 16-bit timer, the overflow signals of timers 0 and 2 are used as the clocks for timers 1 and 3 , respectively.
In addition to pulse generation and time measurement, timers can also be used.

|  | Timer 0 | Timer 1 | Timer 2 | Timer 3 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 8-bit timer | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |  |
| 16-bit timer | $\bullet$ |  | $\bullet$ <br>  <br>  <br>  <br>  <br>  <br> (Timer 0 overflow signal is <br> used as clock for timer 1) |  | (Timer 2 overflow signal is <br> used as clock for timer 3) |
| Clock | TBCCLK / HSCLK / External clock (T02CK, T13CK) |  |  |  |  |
| Auto-reload mode | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |  |
| Capture mode | $\bullet$ | $\bullet$ | - | - |  |
| Frequency measurement mode | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |  |

### 7.2 Timer Configuration

Figures 7-1 through 7-4 show the configuration of timers 0 to 3 .


Figure 7-1 Timer 0 Configuration


Figure 7-2 Timer 1 Configuration


Figure 7-3 Timer 2 Configuration


Figure 7-4 Timer 3 Configuration

### 7.3 Timer Registers

The following four registers are used for timer control.
(1) Timer data registers
(TM0DL, TM0DH, TM1DL, TM1DH, TM2DL, TM2DH, TM3DL, TM3DH)
(2) Timer counter registers (TM0CL, TM0CH, TM1CL, TM1CH, TM2CL, TM2CH, TM3CL, TM3CH)
(3) Timer control registers (TMOCON0, TM0CON1, TM1CON0, TM1CON1, TM2CON0, TM2CON1, TM3CON0, TM3CON1)
(4) Timer status registers (TM0STAT, TM1STAT, TM2STAT, TM3STAT)

Each register is described below.
(1) Timer data registers
(TM0DL, TM0DH, TM1DL, TM1DH, TM2DL, TM2DH, TM3DL, TM3DH)

- During the auto-reload mode, timer data registers store the reload values.
- During the capture mode, timer data registers store the capture data.

Writing to a timer data register causes the contents of the timer counter register to be transferred to the timer data register.

- At system reset, all valid bits are cleared to " 0 ".
- Note regarding register values:

Writing to the timer counter register causes the same value to also be written to the timer data register. However, when writing to the timer data register, the same value is not written to the timer counter register.
Timer 0 Registers

|  | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: |
| TMODL (068H) <br> (Timer 0 lower) $(\mathrm{R} / \mathrm{W})$ | T0D3 | TOD2 | T0D1 | TODO |


|  | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: |
| TMODH $(069 H)$ <br> (Timer 0 upper) $($ R/W $)$ | TOD7 | T0D6 | T0D5 | TOD4 |

Timer 1 Registers

| TM1DL (06AH) <br> (Timer 1 lower) (R/W) |  | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | T1D3 | T1D2 | T1D1 | T1D0 |


| $\begin{array}{cc}\text { TM1DH } & \text { (06BH) } \\ \text { (Timer } 1 \text { upper) } & \text { (R/W) }\end{array}$ |  | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | T1D7 | T1D6 | T1D5 | T1D4 |

Timer 2 Registers

|  |  | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TM2DL | (076H) | T2D3 | T2D2 | T2D1 | T2D0 |



Timer 3 Registers

| TM3DL <br> (Timer 3 lower) | $\begin{gathered} (078 \mathrm{H}) \\ (\mathrm{R} / \mathrm{W}) \end{gathered}$ | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | T3D3 | T3D2 | T3D1 | T3D0 |


|  |  | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TM3DH <br> (Timer 3 upper) | (079H) (R/W) | T3D7 | T3D6 | T3D5 | T3D4 |

(2) Timer counter registers
(TM0CL, TM0CH, TM1CL, TM1CH, TM2CL, TM2CH, TM3CL, TM3CH)

- 8-bit binary counter operation
- At system reset, all valid bits are cleared to " 0 ".
- Note regarding register values:

Writing to the timer counter register causes the same value to also be written to the timer data register. However, when writing to the timer data register, the same value is not written to the timer counter register.

Timer 0 Registers

|  |  | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TMOCL <br> (Timer 0 lower) | (06CH) (R/W) | TOC3 | TOC2 | TOC1 | TOCO |



Timer 1 Registers

| TM1CL <br> (Timer 1 lower) | (06EH) (R/W) | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | T1C3 | T1C2 | T1C1 | T1C0 |


| TM1CH (06FH) <br> (Timer 1 upper) (R/W) |  | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | T1C7 | T1C6 | T1C5 | T1C4 |

Timer 2 Registers

| TM2CL (07AH) <br> (Timer 2 lower) (R/W) |  | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | T2C3 | T2C2 | T2C1 | T2CO |



Timer 3 Registers

| TM3CL (07CH) <br> (Timer 3 lower) (R/W) |  | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | T3C3 | T3C2 | T3C1 | T3C0 |


| TM3CH (07DH) <br> (Timer 3 upper) (R/W) |  | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | T3C7 | T3C6 | T3C5 | T3C4 |

(3) Timer control registers
(TM0CON0, TM0CON1, TM1CON0, TM1CON1, TM2CON0, TM2CON1, TM3CON0, TM3CON1)

- Timer control registers select the operation mode and clock for each timer.
- At system reset, all valid bits are cleared to "0".
- Note regarding register values:

Writing to the timer counter register causes the same value to also be written to the timer data register. However, when writing to the timer data register, the same value is not written to the timer counter register.

## Timer 0 Registers

To use timer 1 in combination as a 16-bit timer, set timer 1 control registers TM1CON0 and TM1CON1.

bit 2, 1, 0: FMEASO, TMOECAP, TMORUN
These bits select the timer 0 operation mode.
The timer 0 operation mode can be selected as auto-reload mode, capture mode, or frequency measurement mode.

bit 1, 0: TM0CL1, TM0CLO
These bits select the timer 0 clock.
The timer 0 clock can be selected as TBCCLK (low-speed clock), HSCLK (highspeed clock), or external clock (T02CK: secondary function of PB.2).


Note:

If HSCLK is used as the clock, after ENOSC (bit 1 of FCON) is set to " 1 ", wait for the following time interval before starting timer operation.

- Wait at least 10 ms when using crystal oscillation.
- Wait at least 5 ms when using RC oscillation.

Timer 1 Registers

|  | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: |
| TM1CONO (072H) | - | - | TM1ECAP | TM1RUN |
|  |  |  | $\square$ |  |
| Timer 1 mode select |  |  |  |  |
| bit 1 bit 0 |  |  |  |  |
| 0 0 : Auto-relo | Auto-reload mode stop or 16-bit timer mode (initial value) |  |  |  |
| 0 1 : Auto-relo | Auto-reload mode operation |  |  |  |
| 10 : Capture | Capture mode stop |  |  |  |
| 11 : Capture n | Capture mode operation |  |  |  |

bit 1, 0: TM1ECAP, TM1RUN
These bits select the timer 1 operation mode.
The timer 1 operation mode can be selected as auto-reload mode, capture mode, or 16-bit timer mode.

|  | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: |
| TM1CON1 (073H) <br> (R/W) | - | - | TM1CL1 | TM1CL0 |
| Timer 1 clock select |  |  |  |  |
| bit 1 bit 0 |  |  |  |  |
| 0 0 : TBCCLK | TBCCLK (initial value) |  |  |  |
| 0 1 : HSCLK | HSCLK |  |  |  |
| 10 : External | External clock |  |  |  |
| 1 1 : Timer 0 | Timer 0 overflow (16-bit timer mode) |  |  |  |

## bit 1, 0: TM1CL1, TM1CL0

These bits select the timer 1 clock.
The timer 1 clock can be selected as TBCCLK (low-speed clock), HSCLK (highspeed clock), external clock (T13CK: secondary function of PB.2), or the timer 0 overflow flag.
When using as a 16-bit timer, select timer 0 overflow for the clock.


Note:

If HSCLK is used as the clock, after ENOSC (bit 1 of FCON) is set to " 1 ", wait for the following time interval before starting timer operation.

- Wait at least 10 ms when using crystal oscillation.
- Wait at least 5 ms when using RC oscillation.

Timer 2 Registers
To use timer 3 in combination as a 16-bit timer, set timer 3 control registers TM3CON0 and TM3CON1.

bit 2, 0: FMEAS2, TM2RUN
These bits select the timer 2 operation mode.
The timer 2 operation mode can be selected as auto-reload mode or frequency measurement mode.

bit 1, 0: TM2CL1, TM2CLO
These bits select the timer 2 clock.
The timer 2 clock can be selected as TBCCLK (low-speed clock), HSCLK (highspeed clock), or external clock (T02CK: secondary function of PB.2).


Note:

If HSCLK is used as the clock, after ENOSC (bit 1 of FCON) is set to " 1 ", wait for the following time interval before starting timer operation.

- Wait at least 10 ms when using crystal oscillation.
- Wait at least 5 ms when using RC oscillation.

Timer 3 Registers

|  | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: |
| TM3CONO (080H) | - | - | - | TM3RUN |
| Timer 3 mode select |  |  |  |  |
| 0 1 1 : Auto-reload m | or 16 | de (in |  |  |

bit 0: TM3RUN
This bit selects the timer 3 operation mode.
The timer 3 operation mode can be selected as auto-reload mode or 16 -bit timer mode.

bit 1, 0: TM3CL1, TM3CL0
These bits select the timer 3 clock.
The timer 3 clock can be selected as TBCCLK (low-speed clock), HSCLK (highspeed clock), external clock (T13CK: secondary function of PB.3), or the timer 2 overflow flag.

When using as a 16 -bit timer, select timer 2 overflow for the clock.

Note:

If HSCLK is used as the clock, after ENOSC (bit 1 of FCON) is set to " 1 ", wait for the following time interval before starting timer operation.

- Wait at least 10 ms when using crystal oscillation.
- Wait at least 5 ms when using RC oscillation.
(4) Timer status registers (TM0STAT, TM1STAT, TM2STAT, TM3STAT)
- Timer status registers read the status of each timer.
- At system reset, all valid bits are cleared to "0".


## Timer 0 Registers

|  | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: |
| TMOSTAT (074H) <br> (R) | - | - | TMOCAP | TM00VF |
| Timer 0 capture flag |  |  |  |  |
| 0 : No new capture data (initial value) <br> 1: New capture data |  |  |  |  |
| Timer 0 overflow flag |  |  |  |  |
| $\begin{aligned} & \text { 0: Initial value } \quad \text { Toggles between } 0 \text { and } 1 \text { each time the timer } 0 \text { counter register overflows. } \\ & \text { 1: } \end{aligned}$ |  |  |  |  |

bit 1: TMOCAP (TiMer0 CAPture)
This bit indicates whether or not new capture data is present.
When TMOCAP = "0":
A value of " 0 " indicates that there has been no new capture data since system reset or since the last time TMOCAP was read.
When TM0CAP = "1":
A value of " 1 " indicates that there is new capture data since system reset or since the last time TMOCAP was read. Additional captures are disabled. At system reset, TMOCAP is cleared to " 0 ".
In the capture mode, if the level of the capture input pin (PB.0/TM0CAP) changes and a capture is generated, TMOCAP is automatically set to "1". If TMOSTAT is read, TMOCAP is automatically cleared to " 0 ".

## bit 0: TM0OVF (TiMer0 OVerFlow)

This bit indicates that the timer counter register has overflowed.
This bit toggles between " 0 " and " 1 " whenever overflow occurs.
At system reset, TM0OVF is cleared to " 0 ".
Timer 1 Registers

|  | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: |
| TM1STAT (075H) | - | - | TM1CAP | TM10VF |
| Timer 1 capture flag |  |  |  |  |
| 0: No new capture data (initial value) |  |  |  |  |
| Timer 1 overflow flag |  |  |  |  |
| $\begin{aligned} & \text { 0: Initial value } \\ & \text { 1: } \end{aligned}$ | en 0 | e the | nter regis |  |

## bit 1: TM1CAP (TiMer1 CAPture)

This bit indicates whether or not new capture data is present.
When TM1CAP = "0":
A value of " 0 " indicates that there has been no new capture data since system reset or since the last time TM1CAP was read.
When TM1CAP = "1":
A value of " 1 " indicates that there is new capture data since system reset or since the last time TMOCAP was read. Additional captures are disabled. At system reset, TM1CAP is cleared to " 0 ".
In the capture mode, if the level of the capture input pin (PB.1/TM1CAP) changes and a capture is generated, TM1CAP is automatically set to "1". If TM1STAT is read, TM1CAP is automatically cleared to " 0 ".

## bit 0: TM1OVF (TiMer1 OVerFlow)

This bit indicates that the timer counter register has overflowed. This bit toggles between " 0 " and " 1 " whenever overflow occurs. At system reset, TM1OVF is cleared to " 0 ".

Timer 2 Register

bit 0: TM2OVF (TiMer2 OVerFlow)
This bit indicates that the timer counter register has overflowed. This bit toggles between " 0 " and " 1 " whenever overflow occurs.
At system reset, TM2OVF is cleared to " 0 ".

## Timer 3 Register

|  | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: |
| TM3STAT (083H) | - | - | - | TM30VF |
|  |  |  |  |  |
|  |  |  |  |  |

bit 0: TM3OVF (TiMer3 OVerFlow)
This bit indicates that the timer counter register has overflowed. This bit toggles between " 0 " and " 1 " whenever overflow occurs.
At system reset, TM3OVF is cleared to " 0 ".
[Supplement] List of Timer Registers

Timer 0 Registers

| Name | Symbol | Address | R/W | Initial value |
| :---: | :---: | :---: | :---: | :---: |
| Timer 0 data register L | TMODL | 068H | R/W | OH |
| Timer 0 data register H | TMODH | 069H |  | OH |
| Timer 0 counter register L | TMOCL | 06CH | R/W | OH |
| Timer 0 counter register H | TMOCH | 06DH |  | OH |
| Timer 0 control register 0 | TMOCONO | 070H | R/W | 8H |
| Timer 0 control register 1 | TMOCON1 | 071H |  | OCH |
| Timer 0 status register | TMOSTAT | 074H | R | OCH |

Timer 1 Registers

| Name | Symbol | Address | R/W | Initial value |
| :---: | :---: | :---: | :---: | :---: |
| Timer 1 data register L | TM1DL | 06AH | R/W | OH |
| Timer 1 data register H | TM1DH | 06BH |  | OH |
| Timer 1 counter register L | TM1CL | 06EH | R/W | OH |
| Timer 1 counter register H | TM1CH | 06FH |  | OH |
| Timer 1 control register 0 | TM1CON0 | 072H | R/W | OCH |
| Timer 1 control register 1 | TM1CON1 | 073H |  | OCH |
| Timer 1 status register | TM1STAT | 075H | R | OCH |

Timer 2 Registers

| Name | Symbol | Address | R/W | Initial value |
| :---: | :---: | :---: | :---: | :---: |
| Timer 2 data register L | TM2DL | 076H | R/W | OH |
| Timer 2 data register H | TM2DH | 077H |  | OH |
| Timer 2 counter register L | TM2CL | 07AH | R/W | OH |
| Timer 2 counter register H | TM2CH | 07BH |  | OH |
| Timer 2 control register 0 | TM2CONO | 07EH | R/W | OAH |
| Timer 2 control register 1 | TM2CON1 | 07FH |  | OCH |
| Timer 2 status register | TM2STAT | 082H | R | OEH |

Timer 3 Registers

| Name | Symbol | Address | R/W | Initial value |
| :---: | :---: | :---: | :---: | :---: |
| Timer 3 data register L | TM3DL | 078H | R/W | OH |
| Timer 3 data register H | TM3DH | 079H |  | OH |
| Timer 3 counter register L | TM3CL | 07CH | R/W | OH |
| Timer 3 counter register H | TM3CH | 07DH |  | OH |
| Timer 3 control register 0 | TM3CONO | 080H | R/W | OEH |
| Timer 3 control register 1 | TM3CON1 | 081H |  | OCH |
| Timer 3 status register | TM3STAT | 083H | R | OEH |

### 7.4 Timer Operation

### 7.4.1 Timer Clock

The timer clock can be selected as TBCCLK (low-speed clock: 32.768 kHz ), HSCLK (highspeed clock), or an external clock. By using timer 0 and timer 2 overflow signals as clocks for timer 1 and timer 3 , respectively, the timers can be used in pairs as 16-bit timers.
If the high-speed clock (HSCLK) is to be used, after setting bit 1 (ENOSC) of the frequency control register (FCON), wait at least 10 ms in the crystal oscillation mode or 5 ms in the RC oscillation mode before operating the timer.
The external clock is input to a port assigned as a secondary function port. In the case of timers 0 and 2, PB.2/T02CK is used as the input pin for the external clock. In the case of timers 1 and 3, PB.3/T13CK is used as the input pin for the external clock. Since the external clock is sampled by the system clock (CLK), the high- and low-levels of the external clock should be longer than 1 cycle of the system clock (CLK).

### 7.4.2 Timer Data Registers

TM0DL, TM0DH, TM1DL, TM1DH, TM2DL, TM2DH, TM3DL and TM3DH are 4-bit registers.
In the auto-reload mode, the timer data registers save values that are reloaded into the timer counter registers when the timer counter registers overflow.
In the capture mode, the timer data registers save the value of the timer counter registers when a capture signal is input. Each timer data register can be read/written by software. Writing to timer data registers does not change the contents of the timer counter registers.

### 7.4.3 Timer Counter Registers

TM0CL and TM0CH, TM1CL and TM1CH, TM2CL and TM2CH, and TM3CL and TM3CH are 8 -bit binary counters that are incremented at the falling edge of the timer clock.
Each timer counter register can be read/written by software. However, if the CPU clock and timer clock are different, values that are read or written during the count operation cannot be guaranteed. If an external clock is used as the timer clock, reading/writing is always possible.

When a value is written to any timer counter register, the same value is also written to the corresponding timer data register.

### 7.4.4 Timer Interrupt Requests and Overflow Flags

Timers generate timer interrupt requests when the timer counter register overflows. The overflow flag toggles between "1" and "0" at each overflow. The output of the overflow flag of timers 0 and 1 can be output to secondary port functions PB.0/TM0OVF and PB.1/TM1OVF pins.

Figure 7-5 indicates the operation timing for timer counter register overflow. Table 7-1 lists timer interrupts.


Table 7-1 List of Timer Interrupts

| Interrupt factor | Symbol | IRQ flag <br> (IRQ2) | IE flag <br> (IE2) | Interrupt <br> vector address |
| :---: | :---: | :---: | :---: | :---: |
| Timer 0 interrupt | TM0INT | QTM0 | ETM0 | 0020 H |
| Timer 1 interrupt | TM1INT | QTM1 | ETM1 | 0022 H |
| Timer 2 interrupt | TM2INT | QTM2 | ETM2 | 0024 H |
| Timer 3 interrupt | TM3INT | QTM3 | ETM3 | 0026 H |

When the master interrupt enable flag (MIE) is set to "1" with the interrupt enable flags (ETM03 ) set to "1", and a timer overflow occurs, a CPU interrupt request is generated.

### 7.4.5 Auto-Reload Mode Operation

Timers 0 to 3 can be used as auto-reload mode timers. The setup method is as follows.

- Timer 0: Set FMEAS0 (bit 2 of TMOCONO) to " 0 ", and set TMOECAP (bit 1 of TMOCONO) to "0".
- Timer 1: Set TM1ECAP (bit 1 of TM1CON0) to "0".
- Timer 2: Set FMEAS2 (bit 2 of TM2CONO) to "0".
- Timer 3: No setup needed.

In the auto-reload mode, each time the timer counter register overflows, the timer data register value is reloaded into the timer counter register, and counting begins from the value. Setting the RUN bits (TM0RUN, TM1RUN, TM2RUN, TM3RUN) for each timer control register to " 1 " will restart the count, and resetting to " 0 " stops the count.
In the 16 -bit timer mode for timers 0 and 1 the TM1RUN bit is disabled, and start/stop is controlled with the TMORUN bit. In the 16-bit timer mode for timers 2 and 3 the TM3RUN bit is disabled, and start/stop is controlled with the TM2RUN bit.

Figure $7-6$ shows auto-reload mode timing for pulse generation when timers 0 and 1 are used as a 16-bit timer.


Figure 7-6 Auto-Reload Mode Timing

The operation procedures are as follows.
(1) Set PB. 1 to the output mode (TM1OVF) secondary function.
(2) Write 534 FH to the timer data and timer counter registers.

TM1DH $=$ TM1CH $=5 \mathrm{H} \quad$ (bits 15-12)
TM1DL $=\mathrm{TM} 1 \mathrm{CL}=3 \mathrm{H} \quad$ (bits 11-8)
TMODH $=$ TMOCH $=4 \mathrm{H} \quad$ (bits 7-4)
TMODL $=$ TMOCL $=$ FH (bits 3-0)
(3) If TM0CON and TM1CON are set to auto-reload mode and TMORUN is set to "1", the timer counter register will start to count from 534 FH .
(4) Before the timer counter register overflows, write the next reload value BFFFH to the timer data register.
(5) When the timer counter register overflows, BFFFH is set to the timer counter register, timer interrupt TM1INT is generated and timer 1 overflow flag TM1OVF toggles. The timer counter register continues to count up from BFFFH.
(6) Before the timer counter register overflows, write the next reload value 534 FH to the timer data register.
(7) When the timer counter register overflows, 534 FH is set to the timer counter register, timer interrupt TM1INT is generated and timer 1 overflow flag TM1OVF toggles. The timer counter register resumes counting from address 534FH.
(8) Repeat steps 4 through 7. This allows a user-defined pulse to be output from PB.1/TM1OVF.
(9) Halt the count by resetting TMORUN to " 0 ".

Figure 7-7 shows TMORUN count start/halt timing.


Figure 7-7 TMORUN Count Start/Halt Timing

When TMORUN is set to " 1 ", the timer counter starts to count from the second falling edge of the selected clock. When TMORUN is reset to " 0 ", the counter stops counting at the falling edge of the selected clock which appears immediately after the TMORUN falling edge.

### 7.4.6 Capture Mode Operation

Timer 0 and timer 1 can be used as capture mode timers.
In a capture operation, a change in the capture input (PB.0/TM0CAP, PB.1/TM1CAP) level during operation of the timer counter register triggers loading of the value of the timer counter register into the timer data register.

Methods to set the capture mode for each timer are listed below.

- Timer 0: Set TMOECAP (bit 1 of TMOCON0) to "1", and set FMEAS0 (bit 2 of TMOCONO) to "0".
- Timer 1: Set TM1ECAP (bit 1 of TM1CON0) to "1".

In the capture mode, reloading the timer data register data into the timer counter register is inhibited, and when the timer counter register overflows, counting is restarted from 00 H .

When a capture occurs, the capture flags (TM0CAP, TM1CAP) of the timer status registers (TM0STAT, TM1STAT) are set to "1". Additional captures are disabled while the capture flags are "1". The capture flags are assigned to bit 0 of the timer status registers, and are automatically cleared to " 0 " when the timer status registers are read.
If both the TM1CL1 and TM1CL0 bits of the timer 1 control register 1 (TM1CON1) are set to " 1 " and timer 0 overflow is selected as the clock, the 16 -bit capture mode will be set. In this case, the PB.0/TMOCAP pin is the capture trigger input.

Figure 7-8 shows the timer 0 capture mode timing for pulse width measurement.


Figure 7-8 Capture Mode Timing

The operation procedure is listed below.
(1) Set PB.O/TMOCAP to input mode, and enable XIOINT and TMOINT.
(2) Clear all bits of the timer counter registers and timer data registers to zero.
(3) Set TMOCONO to the capture mode, and set TMORUN to "1" to begin upward counting.
(4) If the PB. $0 / T M 0 C A P$ input changes, the TMOCH/TMOCL value is captured by TMODH/TMODL and TMOCAP is set to "1" (first capture). The CPU detects this through XIOINT and reads the values of TMODH/TMODL.
(5) After the TMODH/TMODL read is complete, TMOCAP is cleared to " 0 " to wait for the next capture.
(6) If the PB. $0 / T M O C A P$ input changes, repeat operations (4) and (5) (second capture).

The high-level pulse width t1 of the PB. 0 input can be determined as follows.

$$
\mathrm{t} 1=(\mathrm{FOH}-50 \mathrm{H}) \times \mathrm{t}_{\mathrm{CLK}} \quad \mathrm{t}_{\mathrm{CLK}}: \text { TMCLK cycle }
$$

(7) TMOINT is generated when the timer counter register overflows. When overflow occurs, the timer counter register changes from FFH to 00 H and continues upward counting.
(8) If the PB. $0 / T M 0 C A P$ input changes, repeat operations (4) and (5) (third capture). Because the counter overflows once during the interval between the second capture and the third capture, the low-level pulse width t 2 of the PB. 0 input can be determined as follows.

$$
\mathrm{t} 2=(60 \mathrm{H}-\mathrm{FOH}+100 \mathrm{H}) \times \mathrm{t}_{\mathrm{CLK}}
$$

(9) While TMOCAP $=" 1 "$, there is no capture even when PB.0/TMOCAP changes.

Figure $7-9$ shows the capture timing and Figure $7-10$ shows the capture signal (CAPT) generator circuit.


Figure 7-9 Capture Timing


Figure 7-10 Capture Signal (CAPT) Generator Circuit


Note:

The maximum delay from a PB.0/TM0CAP input level change until capture is one cycle of the timer clock.

### 7.4.7 Frequency Measurement Mode Operation

The frequency measurement mode is used to measure the frequency of the RC oscillator clock, which has wide product variation.

Timers 0 and 1, and timers 2 and 3 can be used in the frequency measurement mode. These timers are set as follows for the frequency measurement mode:

- Timer 0: Set FMEASO (bit 2 of TMOCON0) to "1", and set TMOECAP (bit 1 of TMOCONO) and TMORUN (bit 0 of TMOCONO) to "0".
- Timer 1: Set TM1ECAP (bit 1 of TM1CON0) and TM1RUN (bit0 of TM1CON0) to "0".
- Timer 2: Set FMEAS2 (bit 2 of TM2CON0) to "1", and set TM2RUN (bit 0 of TM2CONO) to "0".
- Timer 3: Set TM3RUN (bit 0 of TM3CONO) to "0".

Figure 7-11 indicates frequency measurement mode timing when timers 2 and 3 are used as a 16-bit timer.


Figure 7-11 Frequency Measurement Mode Timing
The operation sequence for Figure $7-11$ is as follows.
(1) Timer 3 control registers 0 and 1 (TM3CON0, TM3CON1) are set for 16-bit timer mode, and the timer counter and timer data register are cleared to "0". Enable the high-speed clock by the frequency control register (FCON) and the timer clock is set to HSCLK.
(2) Wait 10 ms or more in the crystal oscillation mode or 5 ms or more in the RC oscillation mode after starting the high-speed clock and set FMEAS2 to "1" to enter the frequency measurement mode.
(3) When FMEAS2 is "1", the counter starts at the 64 Hz falling edge.
(4) When the 437C signal is " 1 ", FMEAS2 is reset to " 0 ", and the counter stops at the falling edge of the next clock. The 437C signal is a pulse signal which rises in 437/ 32768 seconds after the 64 Hz falling edge.
(5) Timer counter register value N 1 is read.

Assuming that the ceramic oscillation clock is exactly 2 MHz , value N 1 read from the timer counter register is:

$$
\begin{aligned}
\mathrm{N} 1 & =2000000 \times 437 / 32768 \\
& =26672 \text { (decimal) } \\
& =6380 \text { (hexadecimal) } \\
& =0110 \quad 1000 \quad 0011 \quad 0000, \quad \text { (binary) } \\
& \text { (truncated) }
\end{aligned}
$$

Because $437 / 32768$ seconds are equivalent to 128 clocks at 9600 Hz (more precisely, 9598 Hz ), a division of the count by 128 provides the frequency ratio (N2) between 2 MHz and 9600 Hz . Because $128=2^{7}$, that can be determined by merely truncating the righthand seven digits of N1 (binary), yielding.

$$
\begin{aligned}
\mathrm{N} 2=26672 / 128 & =011010000 \text { (binary) } \\
& =\mathrm{D} 0 \text { (hexadecimal) } \\
& =208 \text { (decimal) }
\end{aligned}
$$

This indicates that 9600 Hz is about 208 times the cycle of 2 MHz , which means that the timer data register should be set to FF30H so that the counter overflows every 208 counts of the 2 MHz clock in auto-reload mode. As a result, overflow produces a TM3INT cycle $\mathrm{t}_{\mathrm{TM}} \mathrm{MINT}^{2}$ of

$$
\mathrm{t}_{\text {TM3INT }}=1 / 2000000 \times 208=0.104 \mathrm{~ms}(9615 \mathrm{~Hz})
$$

In the same way, assuming that RC oscillation clock is 600 kHz due to manufacturing variation, we get

$$
\begin{aligned}
\mathrm{N} 1=600000 \times 437 / 32768 & =8001 \text { (decimal) } \\
& =1 \mathrm{~F} 41 \text { (hexadecimal) } \\
& =0001 \quad 1111 \quad 01000001 \text { (truncated) }
\end{aligned}
$$

Truncating the righthand seven digits of N1 (binary), we get

$$
\begin{aligned}
\mathrm{N} 2=8001 / 128 & =000111110 \text { (binary) } \\
& =3 \mathrm{E} \text { (hexadecimal) } \\
& =62(\text { decimal })
\end{aligned}
$$

Set the timer data register to FFC2H so that the counter overflows every 62 counts of the 600 kHz clock in auto-reload mode. As a result, overflow produces a TM3INT cycle thM3INT of

$$
\mathrm{t}_{\text {TM3INT }}=1 / 600000 \times 62=0.10333 \mathrm{~ms}(9677 \mathrm{~Hz})
$$

In this way the frequency measurement mode can be applied to generate TM3INT signals with precision cycles.

Figure 7-12 illustrates the operation of timer 3 interrupt for an RC oscillator clock frequency of 600 kHz .


Figure 7-12 Timer 3 Interrupt (TM3INT) Generation

## Chapter 8

## 100 Hz Timer Counter (100HzTC)

## Chapter 8100 Hz Timer Counter (100HzTC)

### 8.1 Overview

The 100 Hz timer counter has a circuit that divides the TBC6 output ( 512 Hz ) of the time base counter to generate a 10 Hz interrupt. The 100 Hz timer consists of a 5/6-base counter and two decimal counters.

### 8.2 100 Hz Timer Counter Configuration

Figure 8-1 indicates the configuration of the 100 Hz timer counter.


Figure 8-1 100 Hz Timer Counter Configuration

### 8.3 100 Hz Timer Counter Registers

(1) 100 Hz timer counter control register (T100CON)

This is a 4-bit special function register (SFR) controlling the 100 Hz timer counter.

|  | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{r} \text { T100CON (066H) } \\ (\mathrm{R} / \mathrm{W}) \end{array}$ | - | - | - | ECNT |
| Count start/stop select |  |  |  |  |
| 0 : Count stop (initial value) <br> 1 : Count start |  |  |  |  |

## bit 0: ECNT

This bit controls count start/stop for the 100 Hz timer counter internal counter. Count starts when set to " 1 ". At system reset the value is reset to " 0 " and counting is stopped.
(2) 100 Hz counter register (T100CR)

This is a 4-bit special function register (SFR) to read the 100 Hz counter of the 100 Hz timer counter. The content of the T100CR is latched by a 4-bit latch in T10CR read operation, so the value of the T100CR must always be read after reading T10CR.
When data is written in T100CR, both T100CR and T10CR are reset to "0".

| bit 3 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| T100CR (064H) |  |  |  |  |
| (R/W) |  |  |  |  |$\quad$|  | bit 2 | bit 1 |
| :---: | :---: | :---: |

(3) 10 Hz counter register (T10CR)

A 4-bit special function register (SFR) to read the 10 Hz counter in the 100 Hz timer counter.
When data is written in T10CR, both T100CR and T10CR are reset to " 0 ".

| T10CR (065H) | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: |
|  | 10 C 3 | $10 \mathrm{C2}$ | $10 \mathrm{C1}$ | 10 CO |

### 8.4 100 Hz Timer Counter Operation

The 100 Hz timer counter begins counting when bit 0 (ECNT) of the 100 Hz timer counter control register (T100CON) is set to " 1 ". The 512 Hz output of the time base counter is divided into 100 Hz by the 5/6-base counter.

The 100 Hz signal is input to the 100 Hz counter (T100CR) and the carry output of that counter is input to the 10 Hz counter (T10CR). The 10 HzINT signal, which is the carry output ( 10 Hz ) of the T100CR 100 Hz counter also generates an interrupt request, setting bit $3(\mathrm{Q} 10 \mathrm{~Hz})$ of interrupt request registers 3 (IRQ3) to "1".
If either T100CR or T10CR is written to, both are reset to "0". The write data used has no significance. For example, the "MOV T100CR, A" instruction is not dependent on the contents of the accumulator.

If T10CR is read, the contents of T100CR at that time are latched to the 4-bit latch. Therefore, the contents of T100CR at the time T10CR is read can be read correctly.

## Chapter 9

## Watchdog Timer (WDT)

## Chapter 9 Watchdog Timer (WDT)

### 9.1 Overview

The watchdog timer is a circuit to detect CPU malfunction. The WDT consists of a 9-bit watchdog timer counter (WTDC) counting the 256 Hz output of the TBC7 of the time base counter (TBC), and a watchdog timer control register (WDTCON) to start and clear WDTC.

### 9.2 Watchdog Timer Configuration

Figure 9-1 shows the configuration of the watchdog timer.


Figure 9-1 Watchdog Timer Configuration

### 9.3 Watchdog Timer Control Register (WDTCON)

The watchdog timer control register (WDTCON) is a 4-bit write only special function register (SFR) used to start/clear the watchdog timer counter (WDTC).

|  | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: |
| WDTCON (09FH) $(W)$ | d3 | d2 | d1 | d0 |

### 9.4 Watchdog Timer Operation

At system reset, WDTC (watchdog timer counter) stops counting.
WDTC begins counting by writing " 5 H " to WDTCON (watchdog timer control register) while the internal pointer is " 0 ", and then writing " 0 AH " (while the internal pointer is " 1 ").
The internal pointer is cleared to " 0 " at system reset or when WDTC overflows, and toggles every time a write operation to WDTCON is performed.
After WDTC is activated, WDTC is cleared by writing " 5 H " to WDTCON while the internal pointer is " 0 ", and then writing "OAH" while the internal pointer is " 1 ". When WDTC overflows $(1 \mathrm{FFH} \rightarrow 000 \mathrm{H})$, a watchdog timer interrupt request (WDTINT) is generated. WDTINT cannot be disabled by the software (non-maskable interrupt) and has the highest level of interrupt priority.

The WDTC overflow cycle $(T)$ is given by:

$$
\mathrm{T}=\frac{128 \times 512}{32768(\mathrm{~Hz})}=2 \mathrm{~s}
$$

The minus deviation ( t ) of the WDTC overflow cycle is given by:

$$
\mathrm{t}=\frac{128}{32768(\mathrm{~Hz})}=\text { approximately } 3.9 \mathrm{~ms}
$$

Therefore, the WDTC clear cycle (Ct) can be computed as follows.

$$
\mathrm{Ct}=\mathrm{T}-\mathrm{t}=2 \mathrm{~s}-3.9 \mathrm{~ms}=1.9961 \mathrm{~s}
$$

If 32.768 kHz is to be used as the low-speed clock, the software must be programmed to clear WDTC within 1.9961 s .
If the CPU malfunctions due to a power failure or other factor and the WDTC cannot be cleared normally, WDTC will overflow and WDTINT will be generated. Program the watchdog timer interrupt routine to handle recovery operations by returning to the normal routine.


Note:

The watchdog timer cannot detect all operating faults. If the CPU malfunctions but WDTC can still be cleared, a fault will not be detected.

Figure 9-2 shows a flowchart of watchdog timer processing.


Figure 9-2 Watchdog Timer Processing Flowchart

Figure 9-3 shows the timing chart for watchdog timer operation.


Figure 9-3 Watchdog Timer Operation Timing Chart

The watchdog timer operating sequence is listed below.
(1) System reset clears the internal pointer and WDTC.
(2) Write " 5 H " to WDTCON. (Internal pointer $0 \rightarrow 1$ )
(3) Write "OAH" to WDTCON to start WDTC. (Internal pointer $1 \rightarrow 0$ )
(4) Write " 5 H " to WDTCON. (Internal pointer $0 \rightarrow 1$ )
(5) Write "OAH" to WDTCON to clear WDTC. (Internal pointer $1 \rightarrow 0$ )
(6) Write " 5 H " to WDTCON. (Internal pointer $0 \rightarrow 1$ )
(7) After a fault occurs, " 5 H " is written to WDTCON but is not accepted since the internal pointer is " 1 ". (Internal pointer $1 \rightarrow 0$ )
(8) "OAH" is written to WDTCON, but since the internal pointer is " 0 " and the write of " 5 H " in step 7 7 was not accepted, WDTC will not be cleared. (Internal pointer $0 \rightarrow 1$ )
(9) Because WDTC was not cleared, overflow of WDTC will generate the watchdog timer interrupt WDTINT. At this time, the internal pointer is cleared to " 0 ".

# Chapter 10 

## Ports (INPUT, OUTPUT, I/O PORT)

## Chapter 10 Ports (INPUT, OUTPUT, I/O PORT)

### 10.1 Overview

The ML63326 has one internal 4-bit input port, four internal 4-bit output ports, five internal 4bit I/O ports, and one internal 2-bit I/O port.
The $\mathrm{V}_{\text {DII }}$ (interface power supply) pin supplies power to the ports.
If a port is to be connected to an external device that operates on a different power supply, the power supply of the external device must be fed to the $\mathrm{V}_{\mathrm{DDI}}$ pin.


Note:
Since $V_{D D I}$ is separated from the positive power supply pin $\left(V_{D D}\right)$, power must be supplied to the $\mathrm{V}_{\mathrm{DDI}}$ pin.

### 10.2 Ports List

The ports of the ML63326 are shown in Table 10-1.

Table 10-1 Ports List

| Port | 1/O | Interrupt | Sedondary function | Page |
| :---: | :---: | :---: | :---: | :---: |
| Port 0 | I | - | $\bullet$ | 10-2 |
| Port 4 | 0 | - | $\bullet$ | 10-7 |
| Port 5 |  | - | $\bullet$ | 10-7 |
| Port 6 |  | - | $\bullet$ | 10-7 |
| Port 7 |  | - | $\bullet$ | 10-7 |
| Port 8 | I/0 | - | $\bullet$ | 10-15 |
| Port 9 |  | - | $\bullet$ | 10-15 |
| Port A |  | - | $\bullet$ | 10-15 |
| Port B |  | $\bullet$ | $\bullet$ | 10-24 |
| Port E |  | $\bullet$ | $\bullet$ | 10-30 |
| Port F |  | $\bullet$ | $\bullet$ | 10-35 |

### 10.3 Port 0 (P0.0-P0.3)

### 10.3.1 Port 0 Configuration

The ML63326 has Port 0, a 4-bit input-only port.
Figure 10-1 shows the configuration of port 0 .


Figure 10-1 Input-Only Port (Port 0) Configuration

### 10.3.2 Port 0 Registers

(1) Port 0 Data Register (POD)

The port 0 data register (POD) is a 4-bit read-only special function register (SFR) used to read the pin levels of each bit of port 0 .

(2) Port Control Registers (POCONO, POCON1)

Port 0 control registers $0 / 1$ (POCON0, POCON1) are 4-bit special function registers (SFRs) that select pull-up or pull-down resistors and select the external interrupt sampling frequency of Port 0 secondary function.

|  | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: |
| POCONO (010H) | P03MD | P02MD | P01MD | P00MD |
| Port 0.3 input mode select |  |  |  |  |
| 0: Input with pull-up/pull-down resistor (initial value) <br> 1: High impedance input |  |  |  |  |
| Port 0.2 input mode select |  |  |  |  |
| 0 : Input with pull-up/pull-down resistor (initial value) <br> 1: High impedance input |  |  |  |  |
| Port 0.1 input mode select |  |  |  |  |
| 0 : Input with pull-up/pull-down resistor (initial value) <br> 1: High impedance input |  |  |  |  |
| Port 0.0 input mode select |  |  |  |  |
| 0: Input with pull-up/pull-down resistor (initial value) |  |  |  |  |



## bit 1: POPUD

This bit is used to select pull-up or pull-down resistors when any of the port 0 pins are selected by POCONO as an input with pull-up/pull-down resistor.

Setting POPUD to "0" selects pull-down resistors, and setting to "1" selects pullup resistors.

Individual specification of pull-down or pull-up resistors for the pins of port 0.0 to 0.3 is not possible.

## (3) Port Interrupt Enable Register (POIE)

The port 0 interrupt enable register (POIE) is a 4-bit special function register (SFR) that enables/disables individual bits when port 0 is used as an external interrupt.
At system reset, the port interrupt enable register is cleared to " 0 " and all bits of port 0 are initialized to the interrupt disabled state.

|   <br> POIE (012H) bit 3 <br>  P03IE | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: |
|  | P02IE | P01IE | POOIE |
| Port 0.3 interrupt disable/enable select |  |  |  |
| 0: Interrupt disabled (initial value) |  |  |  |
| 1: Interrupt enabled |  |  |  |
| Port 0.2 interrupt disable/enable select |  |  |  |
| 0 : Interrupt disabled (initial value) |  |  |  |
| 1: Interrupt enabled |  |  |  |
| Port 0.1 interrupt disable/enable select |  |  |  |
| 0 : Interrupt disabled (initial value) |  |  |  |
| 1: Interrupt enabled |  |  |  |
| Port 0.0 interrupt disable/enable select |  |  |  |
| 0 : Interrupt disabled (initial value) |  |  |  |
| 1: Interrupt enabled |  |  |  |

### 10.3.3 Port 0 External Interrupt Functions (External Interrupt 5)

An external interrupt (external interrupt 5 ) is assigned to port 0 as a secondary function. Individual bits can be enabled/disabled for external interrupt 5.

External interrupt generation for each input of port 0 is triggered by the falling edge of either the 128 Hz or 4 kHz sampling clock from the time base counter.

After the port level changes, interrupt request signal XI5INT is output and external interrupt 5 request flag (QXI5) is set. The maximum time delay from the change in port level until setting QXI5 is one cycle of the sampling clock ( 128 Hz or 4 kHZ ).
Because the port 0 external interrupt 5 is set by a level change at any of the port 0 inputs, each bit of the port must be read to determine which bit of port 0 generated the interrupt.
External interrupt 5 is generated during the following states.
POPUD = "0" (initial value: inputs with pull-down resistors) setting
With all P0.0 to P0.3 inputs at a "L" level, external interrupt 5 is generated when any port 0 input changes to a " H " level.

With any of P 0.0 to P 0.3 inputs at a " H " level, external interrupt 5 is generated when all the port 0 inputs change to a "L" level.
POPUD = "1" (initial value: inputs with pull-up resistors) setting
With all P0.0 to P0.3 inputs at a " H " level, external interrupt 5 is generated when any port 0 input changes to a "L" level.
With any of P0.0 to P0.3 inputs at a "L" level, external interrupt 5 is generated when all the port 0 inputs change to a " H " level.
The interrupt vector address for external interrupt 5 is 001 EH .
Figure 10-2 shows the timing for generation of external interrupt 5 .
Figure 10-3 shows an equivalent circuit of external interrupt 5 control.


Figure 10-2 Interrupt Generation Timing of External Interrupt 5


Figure 10-3 Equivalent Circuit of External Interrupt 5 Control

### 10.4 Ports 4-7 (P4.0-P4.3, P5.0-P5.3, P6.0-P6.3, P7.0-P7.3)

The ML63326 has four 4-bit output ports: Port 4, Port 5, Port 6, and Port 7.

### 10.4.1 Port 4-7 Configuration

The circuit configuration for ports $4,5,6$, and 7 is shown in Figure 10-4.


Figure 10-4 Input/Output Port (Ports 4-7) Configuration

### 10.4.2 Port 4-7 Registers

(1) Port data registers (P4D, P5D, P6D, P7D)

The port 4 data register (P4D), port 5 data register (P5D), port 6 data register (P6D) and port 7 data register (P7D) are 4-bit special function registers (SFRs) used to set the output values for the ports.

- Port 4
$\square$
- Port 5
$\square$
- Port 6
$\square$
- Port 7
$\square$

At system reset the port data registers are set to " 0 ". When data is written to a port data register, the actual pin change timing is at the rising edge of the system clock for state 2 of the write instruction.
Figure $10-5$ shows port change timing.


Ports 4-7


Figure 10-5 Port Change Timing
(2) Port control registers (P4CON0, P4CON1, P5CON0, P5CON1, P6CON0, P6CON1, P7CON0, P7CON1)

The port 4 control registers 0/1 (P4CON0, P4CON1), port 5 control registers 0/1 (P5CON0, P5CON1), port 6 control registers 0/1 (P6CON0, P6CON1) and port 7 control registers (P7CON0, P7CON1) are 4-bit special function registers (SFRs) used to select port output mode.

The output mode may be CMOS output, N-channel open drain output, P-channel open drain output or high-impedance output.
At system reset the port control registers are set to " 0 ", and all ports are initialized to the CMOS output mode.

- Port 4



## - Port 5

| bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: |
| P5CONO (01CH) P51MD1 | P51MD0 | P50MD1 | P50MD0 |
| (R/W) | । |  |  |
| Port 5.1 output mode select |  |  |  |
| bit 3 bit 2 |  |  |  |
| 0 0: CMOS output (initial value) |  |  |  |
| 0 1: N-channel open drain output |  |  |  |
| 10 : P-channel open drain output |  |  |  |
| 1 1: High-impedance output |  |  |  |
| Port 5.0 output mode select |  | , |  |
| bit 1 bit 0 |  |  |  |
| 0 0: CMOS output (initial value) |  |  |  |
| 0 1: N-channel open drain output |  |  |  |
| 10 : P-channel open drain output |  |  |  |
| 1 1: High-impedance output |  |  |  |


| bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: |
| P5CON1 (01DH) P53MD1 | P53MD0 | P52MD1 | P52MD0 |
| (R/W) |  |  |  |
| Port 5.3 output mode select |  |  |  |
| bit 3 bit 2 |  |  |  |
| 0 0: CMOS output (initial value) |  |  |  |
| 0 1: N-channel open drain output |  |  |  |
| 10 : P-channel open drain output |  |  |  |
| 1 1: High-impedance output |  |  |  |
| Port 5.2 output mode select |  |  |  |
| bit 1 bit 0 |  |  |  |
| 0 0: CMOS output (initial value) |  |  |  |
| 0 1: N-channel open drain output |  |  |  |
| 10 : P-channel open drain output |  |  |  |
| 1 1: High-impedance output |  |  |  |

- Port 6

| bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: |
| P6CON0 (01EH) P61MD1 | P61MD0 | P60MD1 | P60MD0 |
| (R/W) | $\square$ |  |  |
| Port 6.1 output mode select |  |  |  |
| bit 3 bit 2 |  |  |  |
| 0 0: CMOS output (initial value) |  |  |  |
| 0 1:N-channel open drain output |  |  |  |
| 10 : P-channel open drain output |  |  |  |
| 1 1: High-impedance output |  |  |  |
| Port 6.0 output mode select |  |  |  |
| bit 1 bit 0 |  |  |  |
| 0 0: CMOS output (initial value) |  |  |  |
| 0 1: N-channel open drain output |  |  |  |
| 10 : P-channel open drain output |  |  |  |
| 1 1: High-impedance output |  |  |  |


| bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: |
| P6CON1 (01FH) P63MD1 | P63MD0 | P62MD1 | P62MD0 |
| (R/W) |  |  |  |
| Port 6.3 output mode select |  |  |  |
| bit 3 bit 2 |  |  |  |
| 0 0: CMOS output (initial value) |  |  |  |
| 0 1: N-channel open drain output |  |  |  |
| 10 : P-channel open drain output |  |  |  |
| 1 1: High-impedance output |  |  |  |
| Port 6.2 output mode select |  |  |  |
| bit 1 bit 0 |  |  |  |
| 0 0: CMOS output (initial value) |  |  |  |
| 0 1: N-channel open drain output |  |  |  |
| 10 : P-channel open drain output |  |  |  |
| 1 1: High-impedance output |  |  |  |

## - Port 7



| bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: |
| P7CON1 (021H) P73MD1 | P73MD0 | P72MD1 | P72MD0 |
| (R/W) |  |  |  |
| Port 7.3 output mode select |  |  |  |
| bit 3 bit 2 |  |  |  |
| 0 0: CMOS output (initial value) |  |  |  |
| 0 1: N-channel open drain output |  |  |  |
| 10 : P-channel open drain output |  |  |  |
| 1 1: High-impedance output |  |  |  |
| Port 7.2 output mode select |  |  |  |
| bit 1 bit 0 |  |  |  |
| 0 0: CMOS output (initial value) |  |  |  |
| 0 1:N-channel open drain output |  |  |  |
| 10 : P-channel open drain output |  |  |  |
| 1 1: High-impedance output |  |  |  |

(3) Port mode register (P47MOD)

The port 4-7 mode register (P47MOD) is a 4-bit special function register (SFR) that enables the external memory address bus function, which is the secondary function of ports 4-7.

| bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: |
| P47MOD (022H) P7M0D | P6M0D | P5M0D | P4MOD |
| Port 7 pin function select |  |  |  |
| 0: Output port function (initial value) <br> 1: A15-A12 output function |  |  |  |
| 0: Output port function (initial value) <br> 1: A11-A8 output function |  |  |  |
| Port 5 pin function select 0: Output port function (initial value) 1: A7-A4 output function | 0: Output port function (initial value) |  |  |
| Port 4 pin function select 0: Output port function (initial value) 1: A3-AO output function |  |  |  |

At system reset the P 47 MOD register is set to " 0 ", and all ports are set as normal output ports. When P47MOD bits are set to "1" and the MOVXB instruction executed, external memory addresses are output to the ports. If the MOVXB instruction is not executed, data register contents are output to the ports.
(4) Voice synthesis when using an external memory

When carrying out voice synthesis using an external memory, ports 4-7 output the lower 16 bits of the address (VA15-0). When carrying out voice synthesis using the ROM inside the chip, these will be in the normal port state. For details, see Chapter 13, "Voice Synthesis."

### 10.5 Port 8, Port 9, Port A (P8.0, P8.1, P9.0-P9.3, PA.0-PA.3)

The ML63326 has Port 8, Port 9 and Port A input/output ports.

### 10.5.1 Port 8, Port 9, Port A Configuration

The circuit configuration for ports 8,9 and A is shown in Figure 10-6.


Figure 10-6 Input/Output Port (Ports 8,9 and A) Configuration

### 10.5.2 Port 8, Port 9, Port A Registers

(1) Port direction registers (P8DIR, P9DIR, PADIR)

The port 8 direction register (P8DIR), the port 9 direction register (P9DIR), and port A direction register (PADIR) are 4-bit special function registers (SFRs) which specify the port input/ output direction for each bit. Pins corresponding to port direction register bits set to "0" are input, and those corresponding to bits set to "1" are output.
At system reset the direction registers are set to " 0 ", and all ports are initialized in input mode.

- Port 8


Note:
*: The bits P83DIR and P82DIR have to be set to "1" or "0" before executing an external memory transfer instruction (MOVXB) or carrying out voice synthesis.
The pins P8.3 and P8.2 are not present in the ML63326.
For details, see Chapter 11, "External Memory Transfer Function" and Chapter 13, "Voice Synthesis."

- Port 9



## - Port A


(2) Port data registers (P8D, P9D, PAD)

The port 8 data register (P8D), the port 9 data register (P9D), and port A data register (PAD) are 4-bit special function registers (SFRs) used to set the output values for the ports.
When port direction register (P8DIR, P9DIR, PADIR) bits are set to " 1 " and the output mode selected, the contents of the port data registers are output to the ports.
When the output mode is selected and the port data register read, the contents of the data register are read.

The port pin levels are read when the port data registers are read with the port direction register bits set to " 0 " and the input mode selected.

- Port 8


Note:
*: Bits P83 and P82 have to be set to "1" or "0" before executing an external memory transfer instruction (MOVXB) or carrying out voice synthesis.
The pins P8.3 and P8.2 are not present in the ML63326.
For details, see Chapter 11, "External Memory Transfer Function" and Chapter 13, "Voice Synthesis."

- Port 9

- Port A

|  | bit 3 |  |  | bit 2 |
| ---: | :---: | :---: | :---: | :---: |
| PAD (00AH) |  |  |  |  |
| (R/W) | PA3 | PA2 | bit 0 |  |
|  |  |  |  |  |
| Port A input/output data |  |  |  |  |

## ML63326 User's Manual

Chapter 10 Ports (INPUT, OUTPUT, I/O PORT)

At system reset the port data registers are set to "0". When data is written to a port data register, the actual pin change timing is at the rising edge of the system clock for state 2 of the write instruction.

Figure $10-7$ shows port change timing.


Ports 8, 9, A


Figure 10-7 Port Change Timing
(3) Port control registers (P8CON0, P9CON0, P9CON1, PACON0, PACON1)

The port 8 control register 0 (P8CON0), the port 9 control registers 0/1 (P9CON0, P9CON1), and port A control registers 0/1 (PACON0, PACON1) are 4-bit special function registers (SFRs) used to select port input/output mode.

The input mode may be pull-down resistor input, pull-up resistor input or high-impedance input.

The output mode may be CMOS output, N-channel open drain output, P-channel open drain output or high-impedance output.
At system reset the port control registers are set to " 0 ", and all ports are initialized to pull-down resistor input mode and CMOS output mode.

- Port 8


ML63326 User's Manual
Chapter 10 Ports (INPUT, OUTPUT, I/O PORT)

- Port 9


- Port A


(4) Port mode registers (P8MOD, P9AMOD)

P8MOD and P9AMOD are 4-bit special function registers (SFRs) that enable the function of access by external memory transfer instruction (MOVXB) which is a secondary function of the respective ports.

Table 10-2 lists the secondary functions of ports 8,9 , and $A$.
Table 10-2 Port 8, 9, A Secondary Functions

| Port | Secondary function | Description |
| :---: | :---: | :--- |
| P8.0 | $\overline{\mathrm{RD}}$ | External memory read signal |
| P8.1 | $\overline{\mathrm{WR}}$ | External memory write signal |
| P9.0 | D0 | Data bus of the external memory |
| P9.1 | D1 |  |
| P9.2 | D2 |  |
| P9.3 | D3 |  |
| PA. 0 | D4 |  |
| PA. 1 | D5 |  |
| PA.2 | D6 |  |
| PA.3 | D7 |  |

The port mode registers are set to " 0 " at a system reset thereby making the ports have the normal port functions.



When each of the bits of P9AMOD is set to "1" and the MOVXB instruction is executed, P9PA become the data signals for the external memory. Further, when the MOVXB instruction is not executed, P9-PA have the normal input/output port function.
(5) Voice synthesis when using an external memory

When carrying out voice synthesis using an external memory, the $\overline{R D}$ signal is output at P8.0 and the data from the external memory is input via P9 (P9.3-P9.0) and PA (PA.3-PA.0). These pins will be in the normal port state when carrying out voice synthesis using the ROM inside the chip.

For details, see Chapter 13, "Voice Synthesis."

### 10.6 Port B (PB.0-PB.3)

The ML63326 has Port B, a 4-bit input/output port.

### 10.6.1 Port B Configuration

The circuit configuration for port $B$ is shown in Figure 10-8.


Figure 10-8 Input /Output Port (Port B) Configuration

### 10.6.2 Port B Registers

(1) Port B direction register (PBDIR)

PBDIR is a 4-bit special function register (SFR) which specifies the port input/output direction for each bit. Pins corresponding to PBDIR bits set to " 0 " are input, and those corresponding to bits set to "1" are output.
At system reset the port B direction register is set to " 0 ", and port B is initialized to input mode.

| PBDIR (030H)$(\mathrm{R} / \mathrm{W})$ | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: |
|  | PB3DIR | PB2DIR | PB1DIR | PBODIR |
|  |  |  |  |  |
| Port B input/output setting |  |  |  |  |
| $\begin{aligned} & \text { 0: Input (initial value) } \\ & \text { 1: Output } \end{aligned}$ |  |  |  |  |

(2) Port B data register (PBD)

PBD is a 4-bit special function register used to set the output values for port $B$.
When the port $B$ data register is read during the output mode, the content of the PBD is read.
The port B pin levels are read when the port B data register is read with the port B direction register bits set to " 0 " and the input mode selected.

| $\begin{array}{r} \text { PBD (OOBH) } \\ (R / W) \end{array}$ | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: |
|  | PB3 | PB2 | PB1 | PB0 |
|  |  |  |  | $\downarrow$ |
| Port B output data |  |  |  |  |

At system reset the port B data register (PBD) is set to "0". When data is written to the port $B$ data register, the actual pin change timing is at the rising edge of the system clock for state 2 of the write instruction.
Figure 10-9 indicates port change timing.


Figure 10-9 Port B Change Timing
(3) Port B control registers (PBCON0, PBCON1)

The port B control registers 0/1 (PBCONO, PBCON1) are 4-bit special function registers (SFRs) used to select port input/output mode.

The input mode can be pull-down resistor input, pull-up resistor input or high-impedance input.

The output mode can be CMOS output, N-channel open drain output, P-channel open drain output or high-impedance output.
At system reset the PBCON0 and PBCON1 are set to " 0 ", and port B is initialized to pull-down resistor input mode and CMOS output mode.


(4) Port B mode register (PBMOD)

PBMOD is a 4-bit special function register (SFR) used to select the sampling frequency when port B is used as an external interrupt. It is also used to select port B secondary functions other than external interrupt.

The external interrupt sampling frequency can be selected as either 128 Hz or 4 kHz .

Port B secondary functions are indicated in Table 10-3.

Table 10-3 Port B Secondary Functions

| Port | Secondary function | Description |
| :---: | :---: | :--- |
| PB.0 | TMOCAP | Timer 0 capture input |
| PB.1 | TM1CAP | Timer 1 capture input |
| PB. 2 | T02CK | Timer 0, timer 2 external clock input |
| PB.3 | T13CK | Timer 1, timer 3 external clock input |
| PB.0 | TM00VF | Timer 0 overflow flag output |
| PB.1 | TM10VF | Timer 1 overflow flag output |
| PB.0 |  |  |
| PB.1 | INT0 | External interrupt 0 |
| PB.2 |  |  |
| PB.3 |  |  |



At system reset the PBMOD is initialized to "0".
(5) Port B interrupt enable register (PBIE)

PBIE is a 4-bit special function register (SFR) that enables/disables individual bits when port $B$ is used as an external interrupt input.
At system reset, PBIE is cleared to " 0 " and all bits of port B are initialized to the interrupt disabled state.


### 10.6.3 Port B External Interrupt Function (External Interrupt 0)

Port B has external interrupt 0 allocated as secondary function. Individual bits of port B can be enabled/disabled.

External interrupt generation for port B is triggered by the falling edge of the 128 Hz or 4 kHz time base counter, which is the sampling clock.
After the port level changes, the interrupt request signal (XIOINT) is output, and the interrupt request flag (QXIO) is set. The maximum delay for this sequence is one cycle of the sampling clock ( 128 Hz or 4 kHz ).
Because the port $B$ external interrupt is set by a level change at any of the port $B$ inputs, each bit of the port must be read to determine which bit of port B generated the interrupt.

The interrupt start address for external interrupt 0 is 0014 H .
Figure $10-10$ shows the external interrupt 0 generation timing.
Figure 10-11 shows the equivalent circuit for external interrupt 0 control.


Figure 10-10 External Interrupt 0 Generation Timing


Figure 10-11 External Interrupt 0 Control Equivalent Circuit

### 10.7 Port E (PE.0-PE.3)

The ML63326 has Port E, a 4-bit input/output port.

### 10.7.1 Port E Configuration

The circuit configuration for port $E$ is shown in Figure 10-12.


Figure 10-12 Input/Output Port (Port E) Configuration

### 10.7.2 Port E Registers

(1) Port E direction register (PEDIR)

PEDIR is a 4-bit special function register (SFR) which specifies the port input/output direction for each bit. Pins corresponding to PEDIR bits set to " 0 " are input, and those corresponding to bits set to "1" are output.

At system reset the port E direction register is set to " 0 ", and port E is initialized to input mode.

(2) Port E data register (PED)

PED is a 4-bit special function register used to set the output values for port $E$.
When the port E direction register (PEDIR) is set to " 1 " and the output mode is selected, the content of the PED is output to port E.
The port E pin levels are read when PED is read with the port $E$ direction register bits set to " 0 " and the input mode selected.

|  | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: |
| PED (00EH) | PE3 | PE2 | PE1 | PEO |
| (R/W) |  |  |  |  |
| Port E output data |  |  |  |  |

At system reset the port E data register is reset to " 0 ". When data is written to the port E data register, the pin change timing is at the rising edge of the system clock for state 2 of the write instruction.
Figure 10-13 indicates port change timing.


Figure 10-13 Port E Change Timing
(3) Port E control registers (PECON0, PECON1)

The port E control registers 0/1 (PECONO, PECON1) are 4-bit special function registers (SFRs) used to select port input/output mode.
The input mode can be pull-down resistor input, pull-up resistor input or high-impedance input.

The output mode can be CMOS output, N-channel open drain output, P-channel open drain output or high-impedance output.
At system reset the PECON0 and PECON1 are set to " 0 ", and port E is initialized to pull-down resistor input mode and CMOS output mode.

| bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: |
| PECONO (03DH) PE1MD1 | PE1MD0 | PEOMD1 | PEOMDO |
| (R/W) |  |  |  |
| Port E. 1 input/output mode select |  |  |  |
| Input mode Output mode |  |  |  |
| bit 3 bit 2 bit 3 bit 2 |  |  |  |
| 0 : Input with pull-down resistor (initial value) | 0 : CMOS output (initial value) |  |  |
| 10 : Input with pull-up resistor | 1 : N-channel open drain output |  |  |
| $\times 1$ : High-impedance input | 0 : P-channel open drain outp <br> 1 : High-impedance output |  |  |
| Port E. 0 input/output mode select |  |  |  |
| Input mode Output mode |  |  |  |
| bit 1 bit 0 | bit 0 - CMOS output (initial value) |  |  |
| 0 : Input with pull-down resistor (initial value) |  |  |  |
| 0 : Input with pull-up resistor | 1 : N-channel open drain outpu |  |  |
| 1 : High-impedance input | 0 : P-channel open drain output |  |  |



## (4) Port E mode register (PEMOD)

PEMOD is a 4-bit special function register (SFR) used to select the sampling frequency when PE. 3 is used as an external interrupt. It is also used to select port E secondary functions other than external interrupt.

The external interrupt sampling frequency can be selected as either 128 Hz or 4 kHz .

Port E secondary functions are indicated in Table 10-4.

Table 10-4 Port E Secondary Functions

| Port | Secondary function | Description |
| :---: | :---: | :--- |
| PE.0 | SIN | Shift register data input |
| PE. 1 | SOUT | Shift register data output |
| PE.2 | SCLK | Shift register clock I/O |
| PE.3 | INT2 | External interrupt 2 |



At system reset the PEMOD is initialized to "0".

### 10.7.3 Port E.3 External Interrupt Function (External Interrupt 2)

Port E. 3 has external interrupt 2 allocated as secondary function.
External interrupt generation for PE. 3 is triggered by the falling edge of the 128 Hz or 4 kHz time base counter, which is the sampling clock.

After the port level changes, the interrupt request signal (XI2INT) is output, and the interrupt request flag (QXI2) is set. The maximum delay for this sequence is one cycle of the sampling clock ( 128 Hz or 4 kHz ).
The interrupt start address for external interrupt 2 is 0018 H .
Figure 10-14 shows the external interrupt 2 generation timing.
Figure 10-15 shows the equivalent circuit for external interrupt 2 control.


Figure 10-14 External Interrupt 2 Generation Timing


Figure 10-15 External Interrupt 2 Control Equivalent Circuit

### 10.8 Port F (PF.0-PF.3)

The ML63326 has Port F, a 4-bit input/output port.

### 10.8.1 Port F Configuration

The circuit configuration for port $F$ is shown in Figure 10-16.


Figure 10-16 Input/Output Port (Port F) Configuration

### 10.8.2 Port F Registers

(1) Port F direction register (PFDIR)

PFDIR is a 4-bit special function register (SFR) which specifies the port input/output direction for each bit. Pins corresponding to PFDIR bits set to " 0 " are input, and those corresponding to bits set to "1" are output.
At system reset the port $F$ direction register is set to " 0 ", and port $F$ is initialized to input mode.

(2) Port F data register (PFD)

PFD is a 4-bit special function register used to set the output values for port $F$.
When the port F direction register (PFDIR) is set to " 1 " and the output mode is selected, the content of the PFD is output to port F.
The port F pin levels are read when PFD is read with the port F direction register bits set to " 0 " and the input mode selected.


At system reset the port F data register is reset to " 0 ". When data is written to the port F data register, the pin change timing is at the rising edge of the system clock for state 2 of the write instruction.
Figure 10-17 indicates port change timing.


Figure 10-17 Port F Change Timing

## (3) Port F control registers (PFCON0, PFCON1)

The port F control registers 0/1 (PFCON0, PFCON1) are 4-bit special function registers (SFRs) used to select port input/output mode.
The input mode can be pull-down resistor input, pull-up resistor input or high-impedance input.

The output mode can be CMOS output, N-channel open drain output, P-channel open drain output or high-impedance output.
At system reset the PFCON0 and PFCON1 are set to " 0 ", and port $F$ is initialized to pull-down resistor input mode and CMOS output mode.


(4) Port F mode register (PFMOD)

PFMOD is a 4-bit special function register (SFR) used to select the sampling frequency when port $F$ is used as an external interrupt.

The external interrupt sampling frequency can be selected as either 128 Hz or 4 kHz .

Port F secondary functions are indicated in Table 10-5.

Table 10-5 Port F Secondary Functions

| Port | Secondary function | Description |
| :---: | :---: | :--- |
| PF. 0 |  |  |
| PF. 1 |  |  |
| PF. 2 | INT3 | External interrupt 3 |
| PF. 3 |  |  |


|  | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: |
| PFMOD (045H) <br> (R/W) | - | - | - | PFF |
| External interrupt sampling frequency select |  |  |  |  |
| $0: 128 \mathrm{~Hz}$ sampling (initial value)$1: 4 \mathrm{kHz}$ sampling |  |  |  |  |

At system reset the PFMOD is initialized to "0".
(5) Voice synthesis when using an external memory

The pins PF.2, PF.1, and PF. 0 output the high order 3-bit address (VA18-VA16) when carrying out voice synthesis using an external memory. These pins will be in the normal port state when carrying out voice synthesis using the ROM inside the chip.

For details, see Chapter 13, "Voice Synthesis."
(6) Port F interrupt enable register (PFIE)

PFIE is a 4-bit special function register (SFR) that is used for selecting the interrupt enable/ disable state for each bit when port $F$ is used as an external interrupt input.
All bits of PFIE are reset to " 0 " at a system reset and all port F interrupts will be initialized to the interrupt disabled state.

|  <br> PFIE (044H) | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: |
|  | PF2IE | PF1IE | PFOIE |
| Port F. 3 interrupt disable/enable select |  |  |  |
| 0 : Interrupt disabled (initial value) |  |  |  |
| Port F. 2 interrupt disable/enable select |  |  |  |
| 0: Interrupt disabled (initial value) |  |  |  |
| Port F. 1 interrupt disable/enable select |  |  |  |
| 0 : Interrupt disabled (initial value) |  |  |  |
| 1: Interrupt enabled |  |  |  |
| Port F. 0 interrupt disable/enable select |  |  |  |
| 0: Interrupt disabled (initial value) |  |  |  |
| 1: Interrupt enabled |  |  |  |

### 10.8.3 Port F External Interrupt Function (External Interrupt 3)

Port F has external interrupt 3 allocated as secondary function.
External interrupt generation for PF is triggered by the falling edge of the 128 Hz or 4 kHz time base counter, which is the sampling clock.

After the port level changes, the interrupt request signal (XI3INT) is output, and the interrupt request flag (QXI3) is set. The maximum delay for this sequence is one cycle of the sampling clock ( 128 Hz or 4 kHz ).
Because the port $F$ external interrupt is set by a level change at any of the port $F$ inputs, each bit of the port must be read to determine which bit of port F generated the interrupt.
The interrupt start address for external interrupt 3 is 001 AH .
Figure $10-18$ shows the external interrupt 3 generation timing.
Figure 10-19 shows the equivalent circuit for external interrupt 3 control.


Figure 10-18 External Interrupt 3 Generation Timing


Figure 10-19 External Interrupt 3 Control Equivalent Circuit

# Chapter 11 

## External Memory Transfer Function (EXTMEM)

## Chapter 11 External Memory Transfer Function (EXTMEM)

### 11.1 Overview

In the ML63326, the character data in the voice ROM area inside the chip or the character data in the memory area external to the chip can be accessed using the external memory transfer instruction (MOVXB).

The distinction of whether to access the area of the ROM inside the chip or to access the memory area external to the chip is done by setting P83 (bit 3 of P8D) and P82 (bit 2 of P8D).


Note :

It is not possible to access the voice synthesis section while the external memory transfer instruction is being executed. Further, it is also not possible to execute the external memory transfer instruction while the voice synthesis section is being accessed.

### 11.2 Connection with the External Memory

The secondary port functions required when using the external memory transfer instruction are shown in Table 11-1, and Figure 11-1 shows the diagram of connections with the external memory.

Table 11-1 Port Secondary Functions

| Pin name | 1/O | Function P4, P5, P6, P7 secondary functions: Address bus signals for external memory access |
| :---: | :---: | :---: |
| P4.0/A0 | 0 | P4, P5, P6, P7 secondary functions: <br> Address bus signals for external memory access |
| P4.1/A1 |  |  |
| P4.2/A2 |  |  |
| P4.3/A3 |  |  |
| P5.0/A4 |  |  |
| P5.1/A5 |  |  |
| P5.2/A6 |  |  |
| P5.3/A7 |  |  |
| P6.0/A8 |  |  |
| P6.1/A9 |  |  |
| P6.2/A10 |  |  |
| P6.3/A11 |  |  |
| P7.0/A12 |  |  |
| P7.1/A13 |  |  |
| P7.2/A14 |  |  |
| P7.3/A15 |  |  |
| P9.0/D0 | I/0 | P9, PA secondary functions: <br> Data bus signals for external memory access |
| P9.1/D1 |  |  |
| P9.2/D2 |  |  |
| P9.3/D3 |  |  |
| PA.0/D4 |  |  |
| PA.1/D5 |  |  |
| PA.2/D6 |  |  |
| PA.3/D7 |  |  |
| P8.0/RD | 0 | P8.0 secondary functions: <br> Read signal (negative logic) for external memory access |
| P8.1 $\overline{\mathrm{WR}}$ | 0 | P8.1 secondary functions: <br> Write signal (negative logic) for external memory access |



Figure 11-1 Connection to External Memory

### 11.3 External Memory Address Space

A maximum of 16 address lines can be selected as port secondary functions, allowing access to 64 Kbytes of external memory.

Also, the external memory space can be extended beyond 64 Kbytes by using ports other than those being used in the secondary function as the additional address lines. For example (Figure 11-2), if port F (PF.2-PF.0) is used for chip select, the external memory space will be 64 Kbytes $\times 8=512$ Kbytes


Figure 11-2 Example of Memory Space Extension Using Additional Address Lines

### 11.4 Setting of Secondary Port Functions

The secondary functions of the port need to be set in order to execute the external memory transfer instruction. This setting is necessary for accessing both the voice ROM inside the chip and the memory area external to the chip. See Chapter 10, "Ports" for details of the registers, etc., for the settings.

Further, even if secondary functions are set for the ports P7-P4, PA, and P9, the state set by the port control registers will be effective when the external memory transfer instruction is not executed. Therefore, these ports will become the normal output ports or I/O ports.
In addition, the pins P8.0 and P8.1 are assigned to the read signal ( $\overline{\mathrm{RD}})$ and the write signal $(\overline{\mathrm{WR}})$ respectively from the moment when the secondary functions are set for them.

### 11.5 Distinction between ROM Area inside the Chip and Memory Area External to the Chip

The distinction of whether to access the area of the ROM inside the chip or to access the memory area external to the chip is done by setting P83 (bit 3 of P8D) and P82 (bit 2 of P8D). Table 11-2 shows the relationship between the set values of P83 and P82 and the memory accessed.

Table 11-2 Relationship between P83 and P82 Settings and the Memory Area Accessed

| P83 | P82 | Memory area accessed by the MOVXB instruction |
| :---: | :---: | :--- |
| 0 | 1 | Voice ROM area inside the chip |
| 1 | 1 | Memory area external to the chip |

### 11.6 Reading from External Memory

Use the following procedure for reading data from the external memory.
(1) Set the secondary functions of the ports required for executing the external memory transfer instruction. (P47MOD, P8MOD, P9AMOD)
(2) Set both P83DIR (bit 3 of P8DIR) and P82DIR (bit 2 of P8DIR) to " 1 ".
(3) Set both P83 (bit 3 of P8D) and P82 (bit 2 of P8D) to "1".
(4) Execute the instruction -

MOVXB obj, [RA]
or
MOVXB obj, xadr16
Figure $11-3$ shows the timing of reading data from the external memory.


Figure 11-3 Timing of Reading from the External Memory

### 11.7 Reading from the Voice ROM inside the Chip

The ML63326 has a voice ROM area inside the chip, and it is possible to set character data in this area. Since a ROM area of 128 Kbytes is present ( $0 \mathrm{H}-1$ FFFFH), PF. 0 is assigned as the MSB of the address.

Use the following procedure for reading data from the internal voice ROM area.
(1) Set the secondary functions of the ports required for executing the external memory transfer instruction. (P47MOD, P8MOD, P9AMOD)
(2) Set both P83DIR (bit 3 of P8DIR) and P82DIR (bit 2 of P8DIR) to "1".
(3) Set P83 (bit 3 of P8D) to "0" and P82 (bit 2 of P8D) to "1".
(4) Set PFODIR (bit 0 of PFDIR) to "1".
(5) Set PF0 (bit 0 of PFD) to an address that can be read by positive logic.
(6) Execute the instruction -

MOVXB obj, [RA]
or
MOVXB obj, xadr16
The timing of reading is the same as that of reading from the external memory (Figure 11$3)$.


Note :
In the condition of P83 = "0" and P82 = "1", the external memory access ports cannot be used as normal ports.

When using the external memory access ports as normal ports, use in the condition of P83 = "0" and P82 = "0".

### 11.8 Writing to External Memory

Use the following procedure for writing data to the external memory.
(1) Set the secondary functions of the ports required for executing the external memory transfer instruction. (P47MOD, P8MOD, P9AMOD)
(2) Set both P83DIR (bit 3 of P8DIR) and P82DIR (bit 2 of P8DIR) to "1".
(3) Set both P83 (bit 3 of P8D) and P82 (bit 2 of P8D) to "1".
(4) Set PD3DIR (bit 3 of PDDIR) to " 1 ".
(5) Set PD3 (bit 3 of PDD) to "1".
(6) Execute the instruction -

MOVXB [RA], obj
or
MOVXB xadr16, obj
(7) When writing is finished, set PD3 (bit 3 of PDD) to " 0 ".

The timing of writing data to the external memory is shown in Figure 11-4.


Figure 11-4 Timing of Writing Data to the External Memory

## Chapter 12

## Melody Driver (MELODY63K)

## Chapter 12 Melody Driver (MELODY63K)

### 12.1 Overview

The ML63326 has a melody circuit and buzzer circuit in the microcontroller section.
While automatically reading melody data in ROM (program memory) as specified by an MSA instruction, the melody circuit outputs a melody signal via the MD and MDB pins or DACOUT and AOUT pins.

The melody circuit can select 29 different tones, 63 different tone lengths, and 15 different tempos.
The buzzer circuit has four different buzzer output modes at a frequency of 4 kHz . The buzzer driver signal is output via the MD and MDB pins or DACOUT and AOUT pins.
Melody output is a higher priority operation than buzzer output.

### 12.2 Melody Driver Configuration



Figure 12-1 Melody Driver Configuration


Note:

See Chapter 13, "Voice Synthesis" for details of the voice synthesis section.

### 12.3 Melody Driver Registers

(1) Tempo Register (TEMPO)

TEMPO is a 4-bit special function register (SFR) that sets the tempo of the melody driver.

(2) Melody Driver Control Register (MDCON)

MDCON is a 4-bit special function register (SFR) that controls output of the melody driver.

bit 3: MSF
This flag indicates the melody output status.
When an MSA instruction starts the melody, MSF is set to "1". After output of the last melody data (END bit is "1"), MSF is cleared to "0".
Setting MSF to "0" during melody output stops the melody output forcibly. If forcibly stopped, the melody output cannot be restarted from the address at which it was stopped.
At system reset, MSF is cleared to "0".

Note:

If it is required to set MSF (bit 3 of MDCON) to "0" during melody output to forcibly stop the melody output, describe the program as follows:

```
;*Program part***********
    DI
    ; 0. Disable master interrupt.
    MSA MDSTOP_DATA
    MOV A,#0 ; 2. Set the MSF flag to "0".
    MOV MDCON,A
    MOV A,#1101b ; 3. Clear melody interrupt request (QMD).
    AND IRQ0,A
    El
;*ROM table data part****
;*Provide two items of melody data so that a melody will always be terminated even if a melody
;*request is issued twice.
MDSTOP_DATA:
    DW 8000H ; Silence data 1
    DW 8000H ; Silence data 2
        bit 2: EMBD
            This bit turns the buzzer output ON or OFF.
            At system reset, EMBD is cleared to "0" and buzzer output is turned OFF.
            In the single tone output mode, setting EMBD to "1" turns ON the buzzer output.
            After the second falling edge of the 32 Hz output, EMBD is cleared to "0" and
            buzzer output is turned OFF.
            If melody output is started during buzzer output, EMBD is cleared to "0" and the
            buzzer output is turned OFF.
```

bit 1, 0: MBM1, MBM0
These bits select the buzzer output mode.
Output of two types of intermittent tones, a single tone or a continuous tone can be selected.
At system reset, MBM1 and MBM0 are cleared to "0", selecting output of intermittent tone 1.

Buzzer output mode
Intermittent tone 1

Single tone

Continuous tone

Intermittent tone 2 Intermittent tone waveform synchronized to the logical AND of 8 Hz signal output and a "L" level of 1 Hz signal output of the time base counter

## Waveform

Intermittent tone waveform synchronized to 8 Hz output of time base counter

Single tone waveform beginning when EMBD is set to "1" until second falling edge of 32 Hz output of time base counter
Continuous tone waveform that is constant while EMBD is "1"

Figure 12-2 shows the output waveforms of the melody driver output pins.


Figure 12-2 Output Waveforms of Melody Driver Output Pins

### 12.4 Melody Circuit Operation

After the melody tempo is set in the tempo register (TEMP), execution of an MSA instruction will start operation of the melody circuit.

The melody circuit outputs melody data while automatically reading melody data in ROM (program memory) as specified by an MSA instruction. When the last melody data is read (END bit is "1"), the melody circuit generates a melody end interrupt request. At this time, if an MSA instruction is executed, after the last melody data is output, melody output will continue from the melody data specified by the MSA instruction. If an MSA instruction is not executed, the melody output will stop after the last melody data is output.
MSF (bit 3 of MDCON) is a flag indicating the melody output status. When MSF is "1", the melody is being output, and when " 0 ", the melody is stopped. Setting MSF to " 0 " during melody output stops the melody output forcibly. To stop melody output forcibly, describe the program in accordance with the description provided in the Note on page 12-3. If forcibly stopped, the melody output cannot be restarted from the address at which it was stopped.

### 12.4.1 Tempo Data

Tempo data defines the basic tone length. Tempo data is set in the tempo register (TEMPO).
The tempos (number of counts per minute) set by TEMPO are shown in Table 12-1.
Table 12-1 Melody Tempo

| TEMPO |  |  |  |  | Tempo |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TP3-0 | TP3 | TP2 | TP1 | TP0 |  |
| OH | 0 | 0 | 0 | 0 | - $=480$ |
| 1H | 0 | 0 | 0 | 1 | d $=480$ |
| 2 H | 0 | 0 | 1 | 0 | d $=320$ |
| 3H | 0 | 0 | 1 | 1 | d $=240$ |
| 4 H | 0 | 1 | 0 | 0 | d $=192$ |
| 5H | 0 | 1 | 0 | 1 | $\downarrow=160$ |
| 6 H | 0 | 1 | 1 | 0 | $\downarrow=137$ |
| 7 H | 0 | 1 | 1 | 1 | $d=120$ |
| 8H | 1 | 0 | 0 | 0 | $d=107$ |
| 9 H | 1 | 0 | 0 | 1 | d $=96$ |
| AH | 1 | 0 | 1 | 0 | $\downarrow=87$ |
| BH | 1 | 0 | 1 | 1 | d $=80$ |
| CH | 1 | 1 | 0 | 0 | d $=74$ |
| DH | 1 | 1 | 0 | 1 | $\downarrow=69$ |
| EH | 1 | 1 | 1 | 0 | d $=64$ |
| FH | 1 | 1 | 1 | 1 | d $=60$ |

### 12.4.2 Melody Data

Melody data is 14 -bit format data in the program ROM defining tone, tone length and end tone. The melody data format is indicated in Figure 12-3.
bit 15 bit 14 bit 13 bit 12 bit 11 bit 10 bit 9 bit 8 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0

| END | - $^{*}$ | L5 | L4 | L3 | L2 | L1 | L0 | - $^{*}$ | N6 | N5 | N4 | N3 | N2 | N1 | N0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

End bit

* Bits 14 and 7 may be either "0" or "1".


## Figure 12-3 Melody Data Format

(1) Tone code

The tone code is set in bits 6 through 0 of the melody data. The frequencies that can be output by the melody circuit are defined as:

$$
\frac{65536}{(N+2)} \mathrm{Hz} \text { (where } N \text { is an integer from } 4 \text { to } 127 \text { ) }
$$

The relation between N and tone code bits is:
$\mathrm{N}=2^{6} \mathrm{~N} 6+2^{5} \mathrm{~N} 5+2^{4} \mathrm{~N} 4+2^{3} \mathrm{~N} 3+2^{2} \mathrm{~N} 2+2^{1} \mathrm{~N} 1+2^{0} \mathrm{~N} 0$
If N6 through N2 are all set to " 0 ", there is no melody output for the time specified by the tone length code. Values for N1 and N0 are irrelevant.
Table 12-2 indicates the relations between tones and tone codes.
Table 12-2 Tone and Tone Code Correspondence

| Tone | Frequency <br> (Hz) | Tone code |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | N5 | N4 | N3 | N2 | N1 | N0 | N6-N0 |  |  |
| $\mathrm{C}^{1}$ | 529 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 7BH |  |
| Cis $^{1}$ | 560 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 73 H |  |
| $\mathrm{D}^{1}$ | 590 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 6 HH |  |
| Dis $^{1}$ | 624 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 67 H |  |
| $\mathrm{E}^{1}$ | 662 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 61 H |  |
| $\mathrm{F}^{1}$ | 705 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 5 BH |  |
| Fis $^{1}$ | 745 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 56 H |  |
| $\mathrm{G}^{1}$ | 790 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 51 H |  |
| Gis $^{1}$ | 840 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 4 CH |  |
| $\mathrm{A}^{1}$ | 886 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 48 H |  |
| Ais $^{1}$ | 936 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 44 H |  |
| $\mathrm{B}^{1}$ | 993 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 40 H |  |
| $\mathrm{C}^{2}$ | 1057 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 3 CH |  |
| Cis $^{2}$ | 1111 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 39 H |  |
| $\mathrm{D}^{2}$ | 1192 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 35 H |  |

Table 12-2 Tone and Tone Code Correspondence (continued)

| Tone | Frequency <br> (Hz) | Tone code |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | N6 | N5 | N4 | N3 | N2 | N1 | N0 | N6-N0 |  |
| Dis $^{2}$ | 1260 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 32 H |  |
| $\mathrm{E}^{2}$ | 1338 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 2 FH |  |
| $\mathrm{F}^{2}$ | 1394 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 2 DH |  |
| Fis $^{2}$ | 1490 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 2 AH |  |
| G $^{2}$ | 1560 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 28 H |  |
| Gis $^{2}$ | 1680 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 25 H |  |
| A $^{2}$ | 1771 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 23 H |  |
| Ais $^{2}$ | 1872 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 21 H |  |
| B $^{2}$ | 1986 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 FH |  |
| $\mathrm{C}^{3}$ | 2114 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 DH |  |
| $\mathrm{D}^{3}$ | 2341 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 AH |  |
| Dis $^{3}$ | 2521 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 18 H |  |
| $\mathrm{E}^{3}$ | 2621 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 17 H |  |
| Fis $^{3}$ | 2979 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 14 H |  |

(2) Tone length code

The tone length code is set in melody data bits 13 through 8.
Table 12-3 indicates the relation between tone length and tone length code (L5 to L0).
The tone length that is set during execution of the MSA instruction is shorter by approximately 1 to 3 ms .

When all bits are set to " 0 ", the tone length will be the same as the minimum tone length (the tone length with only L0 set to "1").

Table 12-3 Tone Length and Tone Length Code Correspondence

| Tone length | Tone length code |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | L5 | L4 | L3 | L2 | L1 | L0 | L5-L0 |
| , | 1 | 1 | 1 | 1 | 1 | 1 | 3FH |
|  | 1 | 0 | 1 | 1 | 1 | 1 | 2FH |
|  | 0 | 1 | 1 | 1 | 1 | 1 | 1FH |
| ) | 0 | 1 | 0 | 1 | 1 | 1 | 17H |
| ) | 0 | 0 | 1 | 1 | 1 | 1 | OFH |
|  | 0 | 0 | 1 | 0 | 1 | 1 | OBH |
|  | 0 | 0 | 0 | 1 | 1 | 1 | 07H |
|  | 0 | 0 | 0 | 1 | 0 | 1 | 05H |
|  | 0 | 0 | 0 | 0 | 1 | 1 | 03H |
| N | 0 | 0 | 0 | 0 | 1 | 0 | 02H |
| $v$ | 0 | 0 | 0 | 0 | 0 | 1 | 01H |

Tone lengths specified by the tone length code and the tempo data are expressed by the following:

$$
\begin{aligned}
1.953125 \times(T P+1) \times(L+1) \mathrm{ms} & \begin{array}{l}
\text { (where TP is an integer from } 1 \text { to } 15, \text { and } L \text { is } \\
\\
\text { an integer from } 1 \text { to } 63)
\end{array}
\end{aligned}
$$

TP is a value set in the tempo register (TEMPO), and has the following bit correspondence:

$$
\mathrm{TP}=2^{3} \mathrm{TP} 3+2^{2} \mathrm{TP} 2+2^{1} \mathrm{TP} 1+2^{0} \mathrm{TP} 0
$$

$L$ is set by the tone length code and has a bit correspondence with the tone length code as:

$$
L=2^{5} L 5+2^{4} L 4+2^{3} L 3+2^{2} L 2+2^{1} L 1+2^{0} L 0
$$

## (3) END bit

The END bit is set in bit 15 of the melody data. When the output of the last melody data is started (END bit is "1"), the melody circuit generates a melody end interrupt request, and stops the melody after the last melody data is output.

### 12.4.3 Melody Circuit Application Example

An example melody is shown in Figure 12-4.
Table 12-4 lists the note codes for the melody shown in Figure 12-4.


Figure 12-4 Example Melody

Table 12-4 Note Code Table

| Note | Note code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Hex |
|  | END | -* | L5 | L4 | L3 | L2 | L1 | L0 | -* | N6 | N5 | N4 | N3 | N2 | N1 | NO |  |
| d. $G^{2}$ | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 2 F 28 H |
| $\int D^{2}$ | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | OF35H |
| $\oint G^{2}$ | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | OF28H |
| of - | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0700H |
| $\int D^{2}$ | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0735H |
| $\oint G^{2}$ | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | OF28H |
| of - | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0700H |
| $\int A^{2}$ | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0723H |
| $\rho \quad B^{2}$ | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 3F1FH |
| $\delta^{2}$ | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | BF28H |

[^0]
### 12.5 Buzzer Circuit Operation

When EMBD (bit 2 of MDCON) is set to " 1 ", a buzzer driver signal is sent to the melody driver output pins (MD, MDB) or DACOUT and AOUT pins.

Four buzzer output modes can be selected by MBM1 (bit 1 of MDCON) and MBM0 (bit 0 of MDCON): two types of intermittent tones, a single tone, or a continuous tone output. The buzzer output frequency is 4 kHz and has a $50 \%$ duty ratio.
In the intermittent tone 1 mode, a waveform synchronized to the 8 Hz output of the time base counter is output.
In the intermittent tone 2 mode, a waveform synchronized to the logical AND of 8 Hz signal output and a "L" level of 1 Hz signal of the time base counter is output.
In the single tone mode, output starts in synchronization with the rising edge of EMBD. At the second falling edge of the 32 Hz output of the time base counter, EMBD is cleared to "0" and output is stopped.
In the continuous tone mode, output is continued while EMBD is "1".
While the melody is being output (MSF (bit 3 of MDCON) = "1"), the buzzer output is turned OFF. If melody output is started during buzzer output, EMBD is cleared to "0", the buzzer output is stopped, and melody output is given priority.
Figure 12-5 shows the output waveforms of each mode. Shaded sections indicate the 4 kHz output frequency.


Figure 12-5 Buzzer Driver Output Waveforms in Each Output Mode

### 12.6 Melody/Buzzer Output Selector Circuit

The melody output and the buzzer output can be made respectively at pins MD and MDB or pins DACOUT and AOUT. It is possible to select which pins to output each of these waveforms using PD1 (bit 1 of PDD) and PD0 (bit 0 of PDD).

Table 12-5 shows the relationship between the statuses of PD1 and PD0 and the output waveforms at each of these pins.

Table 12-5 Relationship between the PD1 and PD0 Statuses and Pin Outputs

| PD1 | PDO | Pins MD and MDB | Pins DACOUT and AOUT |
| :---: | :---: | :--- | :--- |
| 0 | 0 | Microcontroller section melody/buzzer output | Voice output* |
| 1 | 0 | Microcontroller section melody/buzzer output | Voice synthesis section melody/buzzer output* ${ }^{\star}$ |
| 1 | 1 | Voice synthesis section melody/buzzer output* | Microcontroller section melody/buzzer output |

*See Chapter 13, "Voice Synthesis" for details of the voice synthesis section.


Note:

Before starting the melody/buzzer output, always make sure that the settings of PD1 and PD0 have been made.

When making melody/buzzer output of the microcontroller section at pins DACOUT and AOUT with PD0 and PD1 both set to "1", release the reset state of the voice synthesis section by setting PC1 (bit 1 of PCD) to "1".

### 12.7 Differences with Voice Synthesis Section Melody/Buzzer Output

While the ML63326 has melody drivers built into the microcontroller section and the voice synthesis section, the driving methods are different in these two sections.

The differences in the melody outputs of the microcontroller section and the voice synthesis section are shown in Table 12-6 and the differences in the buzzer outputs are shown in Table 12-7. Further, see Chapter 13, "Voice Synthesis" for details of the melody/buzzer outputs of the voice synthesis section.

Table 12-6 Differences in the Melody Outputs of the Microcontroller Section and the Voice Synthesis Section

| Item | Microcontroller section | Voice synthesis section |
| :--- | :--- | :--- |
| Start of melody | Execute the MSA instruction. | Set the phrase address in P2D and P3D, and <br> transfer it to the voice synthesis section. |
| Preparation of <br> the next sound <br> and termination <br> of melody | Not necessary. Automatic sound production <br> is made until the last melody data is played <br> completely. | Same as at left. |
| Forced <br> termination of <br> melody | Set MSF (bit 3 of MDCON) to "0". | Set the stop code in P2D and P3D, and <br> transfer it to the voice synthesis section. |
| Forced starting <br> of melody | Set MSF (bit 3 of MDCON) to "1". <br> (Starts with the sound next to the one that <br> was forcibly terminated earlier.) | Not possible. <br> The melody interrupt (MDINT) is generated <br> after reading the last melody data into the <br> melody section. |
| The voice output interrupt (VOINT) is generated <br> when the transfer of one phrase address is <br> completed and the transfer of the next <br> phrase address is enabled. |  |  |
| Control method <br> as seen from <br> the CPU | The melody output state can be monitored <br> using MSF (bit 3 of MDCON). <br> It is possible to recognize the reading in of <br> the final data by the generation of the <br> interrupt (MDINT). | The melody output state can be monitored <br> using P10 (bit 0 of P1D). <br> Judgment of whether or not the next sound <br> can be set is made using P11 (bit 1 of P1D). <br> The generation of the interrupt (VOINT) is <br> used for judging whether the next sound can <br> be set. |

Table 12-7 Differences in the Buzzer Outputs of the Microcontroller Section and the Voice Synthesis Section

| Item | Microcontroller section | Voice synthesis section |
| :---: | :--- | :--- |
| Buzzer start | Set EMBD (bit 1 of MDCON) to "1". | Set the phrase address in P2D and P3D, and <br> transfer it to the voice synthesis section. |
| Buzzer stop | Set EMBD (bit 1 of MDCON) to "0" <br> (excepting during the single tone mode). | Set the stop code in P2D and P3D, and <br> transer it to the voice synthesis section. |

## Chapter 13

## Voice Synthesis

## Chapter 13 Voice Synthesis

### 13.1 Overview

The ML63326 has a built-in voice synthesis section. This voice synthesis section has the functions of melody output and buzzer output in addition to voice output. Each of these types of output data is stored in the internal 1-Mbit (128 Kbytes) mask ROM or in the externally connected memory of up to a maximum of 4 Mbits ( 512 Kbytes).

### 13.2 Voice Synthesis Section Configuration

Figure 13-1 shows the configuration of the voice synthesis section.
Figure13-1 Voice Synthesis Section Configuration
$\qquad$



### 13.3 Registers Related to the Voice Synthesis Section

(1) Phrase setting register 0 (P2D), phrase setting register 1 (P3D)

P2D and P3D are 4-bit special function registers (SFRs) for setting the 8-bit phrase address. P33 (bit 3 of P3D) is the MSB and P20 (bit 0 of P2D) is the LSB of the address.

All these bits are reset to " 0 " at a system reset.

| P2D (002H)$(\mathrm{R} / \mathrm{W})$ | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: |
|  | P23 | P22 | P21 | P20 |
|  | bit 3 | bit 2 | bit 1 | bit 0 |
| P3D (003H) | P33 | P32 | P31 | P30 |

(2) Voice synthesis control register 0 (PCD)

PCD is a 4-bit special function register (SFR) for controlling the voice synthesis section. All bits are reset to " 0 " at a system reset.

|  | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: |
| PCD (00CH) | PC3 | PC2 | PC1 | PCO |

bit 3: PC3
This bit is for monitoring the signal that gets inverted every time there is a rising edge in the signal enabling the transfer of phrase data of the next sound from the voice synthesis section. This is a read-only bit and all write operations to this bit are ignored.
This bit is reset to " 0 " at a system reset.
bit 2: PC2
This is the signal corresponding to the chip select $(\overline{\mathrm{CS}})$ signal of the voice synthesis section.

This bit is reset to " 0 " at a system reset.

## bit 1: PC1

This is the signal corresponding to the resetting of the voice synthesis section, and is also simultaneously output at the ENVOICE pin.
This bit is reset to " 0 " at a system reset, and the voice synthesis section goes into the reset state.
bit 0: PCO
This is the signal for starting the serial transfer of the phrase address to the voice synthesis section, and the transfer is started when this bit is changed from "1" to "0".

This bit is reset to " 0 " at a system reset.
(3) Voice synthesis control register 1 (PCDIR)

PCDIR is a 4-bit special function register (SFR) for controlling the voice synthesis section. PCDIR is a write-only register and all read operations to this register are ignored.
When operating voice synthesis, set bits 2,1 and 0 to " 1 " and bit 3 to " 0 ".
All bits are reset to " 0 " at a system reset.

|  | bit 3 |  |  |  |
| ---: | :---: | :---: | :---: | :---: |
| bit 2 | bit 1 | bit 0 |  |  |
|  | PCDIR (035H) |  |  |  |
|  | PC3DIR | PC2DIR | PC1DIR | PCODIR |
|  |  |  |  |  |

Refer to step (4) in Section 13.7.3, "Voice Output Procedure."
(4) Voice synthesis section monitor register (P1D)

P1D is a 4-bit special function register (SFR) for monitoring the signal output from the voice synthesis section. This is a read-only register and all write operations to this register are ignored.
The valid bits of this register are set to "1" at a system reset.

|  | bit 3 | bit 2 | bit 1 | bit 0 |
| ---: | :---: | :---: | :---: | :---: |
| P1D (001H) |  |  |  |  |
| (R) |  |  |  |  | |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |

bit 1: P11
This is the bit that directly monitors the signal from the voice synthesis section that enables the transfer of the next sound phrase data.
This bit is set to " 1 " at a system reset.
bit 0: P10
This is the bit that monitors the BUSYB signal of the voice synthesis section. This bit is set to "1" at a system reset.
(5) Port 8 data register (P8D)

P8D is a 4-bit special function register (SFR) whose low-order 2 bits P80 and P81 set the output value (see Chapter 10, "Ports" for details).
The high-order 2 bits P82 and P83 of this register are used for selecting voice synthesis or the external memory transfer instruction, and for selecting the internal voice ROM area or the external memory area.

All these bits are reset to " 0 " at a system reset.

(6) Port 8 direction register (P8DIR)

P8DIR is a 4-bit special function register (SFR) whose low-order 2 bits specify the input/output direction of P80 and P81 (see Chapter 10, "Ports" for details).
The high-order 2 bits P83DIR and P82DIR of this register are used for selecting voice synthesis or the external memory transfer instruction, and for selecting the internal voice ROM area or the external memory area.
All these bits are reset to " 0 " at a system reset.

|  | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: |
| P8DIR (025H) | P83DIR | P82DIR | P81DIR | P80DIR |

## (7) Voice/melody-buzzer output control register 0 (PDD)

PDD is a 4-bit special function register (SFR) that is used for the control of the waveforms output at the DACOUT/AOUT pins and the MD/MDB pins, and is also used when a write operation is made to the external memory using the external memory transfer instruction.

The valid bits of this register are all reset to "0" at a system reset.

bit 3: PD3
This bit should be set to "1" when a write operation is made to the external memory using the external memory transfer instructions. Reset this bit to "0" after the write operation has been completed.
This is a write-only bit and all read operations to this bit are ignored.
bit 1: PD1
This is the bit for selecting whether to output the voice output or the melody/buzzer output at the DACOUT/AOUT pins.

When this bit is set to " 1 ", the melody/buzzer output is selected. The status of PD0 determines whether the melody/buzzer output of the microcontroller section or of the voice synthesis section is output. The relationship of the selection to the status of PDO is given below.

Table 13-1 Relationship between the DACOUT/AOUT Outputs and the Bits PD1 and PD0

| PD1 | PD0 | DACOUT/AOUT Output Status |
| :---: | :---: | :---: |
| 1 | 0 | The voice synthesis section melody/buzzer output is selected. |
| 1 | 1 | The microcontroller section melody/buzzer output is selected. |

bit 0: PDO
This is the bit for selecting whether to output the melody/buzzer output of the microcontroller section or of the voice synthesis section at the MD/MDB pins.
When this bit is set to " 0 ", the melody/buzzer output of the microcontroller section is output, and when set to "1", the melody/buzzer output of the voice synthesis section is output.
(8) Voice/melody-buzzer output control register 1 (PDDIR)

PDDIR is a 4-bit special function register (SFR) for controlling voice/melody-buzzer output. PDDIR is a write-only register and all read operations to this register are ignored.
The valid bits of this register are all reset to " 0 " at a system reset.

|  | bit 3 |  |  | bit 2 |
| ---: | :---: | :---: | :---: | :---: |
| bit 1 | bit 0 |  |  |  |
|  | PDDIR (03BH) |  |  |  |
|  | PD3DIR | - | PD1DIR | PDODIR |
|  |  |  |  |  |

Refer to: step (1) in Section 13.9.4, "Melody Output Procedure." step (4) in Section 11.8, "Writing to External Memory."
(9) Voice synthesis interrupt mode register (PCMODO)

PCMOD0 is a 4-bit special function register (SFR) for selecting the sampling frequency of the voice synthesis interrupt signal.

|  | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: |
| PCMODO (037H) | - | - | - | PCF |
| Selection of the voice synthesis interrupt sampling frequency <br> 0 : Sampling at 128 Hz (initial value) <br> 1: Sampling at 4 kHz |  |  |  |  |

(10) Voice synthesis interrupt enable register (PCIE)

PCIE is a 4-bit special function register (SFR) that enables and disables the voice synthesis interrupt.


### 13.4 Voice ROM

### 13.4.1 Voice ROM Configuration

Figure 13-2 shows the configuration of the voice ROM.
The voice ROM is composed of the phrase address management area, the test data area, and the user data area.

In addition to the identification of voice/melody/buzzer, the method of reproduction in the case of voice synthesis, the setting of the sampling frequency, the voice data, the melody data, and the buzzer data are stored in the phrase address management area and the user data area.

The test data area is the area for carrying out tests of the voice synthesis functions and cannot be used by the end user.

The memory configuration is the same even when carrying out voice synthesis using an externally connected ROM. The maximum address of the externally connected ROM is 7FFFFH (512 Kbytes).

| $\begin{aligned} & \text { 1FFFFH } \\ & \text { 1FFFDH } \\ & \text { 1FFFCH } \end{aligned}$ | Highest address: 7FFFFH |  |  |
| :---: | :---: | :---: | :---: |
|  | Test data area | 3 bytes <br>  <br> 7 FFFDH | Test data area |
|  |  | 7FFFCH |  |
|  | User data area |  | User data area |
| 07C8H |  | 07C8H |  |
| 07C7H | Test data area | 07C7H | Test data area |
|  | Phrase address management area |  | Phrase address management area |
| 0000H |  | 0000H |  |
|  | Internal voice ROM |  | External ROM |

Figure 13-2 Voice ROM Configuration

### 13.4.2 Creation of Voice ROM Store Data

The voice ROM store data consists of the data stored in the phrase address management area and the user data area.

A dedicated voice analysis tool is used for creating the voice ROM store data. Follow the procedure given below for creating the voice ROM store data.
(1) Record the voice and determine the melody/buzzer sound.
(2) Determine the synthesized voice reproduction method and the sampling frequency.

Determine the melody tempo.
Determine the buzzer frequency and the output mode.
(3) Determine the correspondence between the phrase address and the voice/melody/ buzzer sounds.
(4) Convert the data to voice data using the voice analysis tool.
(5) Voice data creation is completed.


Note:

The conversion to voice data using the voice analysis tool of step (4) is undertaken by Oki. The determination of the different parameters in steps (1) and (2) are to be made by the customers.

### 13.5 Voice Synthesis Section Clock Input Frequency

The clock used in the voice synthesis section is a high-speed clock supplied from the highspeed clock generator circuit and is basically intended to have frequency of 2.048 MHz .

When selecting the crystal oscillation mode, since the signal frequency is internally halved ( $1 / 2$ frequency division), use a 4.096 MHz crystal.

When selecting the RC oscillation mode, since the oscillation waveform is used as it is, select the value of ROS so that the frequency is in the range of 2 MHz to 1.8 MHz . However, in the case of RC oscillation, care should be taken because the frequency of oscillations varies due to changes in the voltage $\mathrm{V}_{\mathrm{DDH}}$ ( 2 times the value of $\mathrm{V}_{\mathrm{DD} 2}$ ) which is the power supply voltage of the high-speed clock generator circuit.
Table 13-2 shows the relationship between the voice synthesis section input frequency and the internal sampling frequencies.

Table 13-2 Relationship between the Voice Synthesis Section Input Clock Frequency and the Internal Sampling Frequencies

| Input frequency | Internal sampling frequencies |
| :---: | :---: |
| 2.048 MHz | $4.0 \mathrm{kHz}, 5.3 \mathrm{kHz}, 6.4 \mathrm{kHz}, 8.0 \mathrm{kHz}, 10.7 \mathrm{kHz}, 12.8 \mathrm{kHz}, 16.0 \mathrm{kHz}$ |

When a different frequency signal is input, the sampling frequency changes in proportion to that signal frequency. For example, when the input clock signal frequency is 1.024 MHz , the sampling frequency will be half the sampling frequency given in Table 13-2.

### 13.6 Operation of the Voice Synthesis Section

The voice synthesis section has the functions of voice, melody, and buzzer outputs.

### 13.6.1 Description of Pins Related to Voice Synthesis

The DACOUT pin is the output pin of the 12-bit D/A converter, and the AOUT pin is the output pin of the amplifier whose input is the output of the 12-bit D/A converter. Both these pins are used for the output of voice as well as melody/buzzer sounds.
At a system reset, the DACOUT pin will be at the $A V_{D D}$ level and the $A O U T$ pin will be at the $V_{\text {SS }}$ level.
The SPEN pin is the enable input pin for the amplifier which is intended for driving a piezoelectric speaker. When not using this amplifier, leave this SPEN pin open or tie it to GND. When using this amplifier, setting this pin to a "H" level only when the output is being made will reduce the supply current.

The SPIN pin is the input pin for the amplifier which is intended for driving a piezoelectric speaker. Connect this pin to GND when this amplifier is not used.
The $\mathrm{SP}(-)$ pin is the negative side output pin for driving a piezoelectric speaker, and the $\mathrm{SP}(+)$ pin is the positive side output pin. Both pins will be at the $\mathrm{V}_{\mathrm{SS}}$ level at a system reset.

The MD/MDB pins are used for outputting the melody/buzzer output of the voice synthesis section or of the microcontroller section. At a system reset, both these outputs will be at a "L" level, and when the melody/buzzer output state is entered, the MDB pin outputs the opposite level of the MD pin.

The BUSYB pin normally outputs a "H" level ( $\mathrm{V}_{\mathrm{DD}}$ ). It outputs a "L" level ( 0 V ) when the voice synthesis section is in the output state.

The ENVOICE pin is the pin that outputs the level of PC1 (bit 1 of PCD), and is used for the RESET signal of the voice synthesis section. This pin will be at a "L" level at a system reset thereby putting the voice synthesis section in the reset state, and the voice synthesis section goes into the enabled state when this pin is set to a "H" level ( $\mathrm{V}_{\mathrm{DD}}$ ).
The $\mathrm{V}_{\text {REF }}$ pin is the volume control function input pin that changes the amplitude of the output at DACOUT. When this pin is in the open condition, the $1 / 5 \mathrm{AV}$ DD voltage appears at this pin. Leave this pin open when not using the volume control function.

### 13.6.2 Phrase Address and Stop Code

The phrase address specifies which data is to be selected from among the data set in the phrase address management area of the memory area to be accessed.

A maximum of 247 phrases can be set as the phrase address.
The stop code is the code that is transferred instead of the phrase address when forcibly terminating the voice, melody, or buzzer output. The data of all-zeroes is transferred as the stop code.
When the transfer of the stop code is completed, all the outputs are terminated and the DACOUT pin goes to the $1 / 2$ AV $V_{D D}$ level.
Table 13-3 shows the stop code and examples of phrase addresses.

Table 13-3 Stop Code and Sample Phrase Addresses

| MSB - - LSB |  | Code description |
| :---: | :---: | :--- |
| 0000 | 0000 | Stop code |
| 0000 | 0001 |  |
| 0000 | 0010 |  |
| $:$ |  | User specified phrase addresses |
| $:$ |  | (247 phrases) |
| 1111 | 0110 |  |
| 1111 | 0111 |  |
| 1111 | 1000 | Test code* |

[^1]
### 13.7 Voice

During voice synthesis, the voice output at the DACOUT/AOUT pins is started by initiating the phrase with the voice setting from the interface circuit after storing the voice reproduction method, the sampling frequency, the starting and ending addresses, etc., in the phrase address management area.

The voice synthesis section automatically retrieves the voice data successively beginning from the starting address of the voice data stored in the memory, continuously outputs the voice, and stops the voice output after outputting the data of the ending address. The creation of voice data is made using the dedicated voice analysis tool.

### 13.7.1 Voice Reproduction Method

The ML63326 allows the user to select from the three methods of 4-bit ADPCM, 8-bit straight PCM, and 8-bit non-linear PCM so as to meet various types of sounds and voice.

### 13.7.1.1 4-Bit ADPCM Method

The ADPCM (Adaptive Differential Pulse Code Modulation) method varies the quantization width $\Delta$, which is the fundamental unit, in an adaptive manner at every sample, and encodes 4-bit data, thereby greatly increasing the voice waveform tracking characteristics.

The conversion to ADPCM data is carried out by the analysis tool.
The size of the voice data becomes smaller if the ADPCM method is used for human voice, animals' sounds, and natural sounds.

### 13.7.1.2 8-Bit Straight PCM Method

This is the best method among those offered in this LSI device for voice waveform tracking characteristics over the entire voice region. This method is suitable when there are abrupt changes in the waveform (such as in sound effects) or for pulse type waveforms.

### 13.7.1.3 8-Bit Nonlinear PCM

This is the method of reproduction in which the area near the center of the waveform is reproduced with a sound quality equivalent to 10 bits. This method is suitable for improving the sound quality of sounds with low volumes.

The conversion to 8-bit nonlinear PCM is made using the analysis tool.

### 13.7.2 Forcible Stopping of Voice Output

To forcibly stop the voice output halfway, transfer the stop code instead of transferring the phrase address. When the transfer of the stop code is completed, the voice output is stopped (BUSYB = "H"), and the DACOUT/AOUT pins go to the $1 / 2 \mathrm{AV}$ DD level.

### 13.7.3 Voice Output Procedure

Follow the procedure given below when outputting voice. (Example using voice synthesis interrupt)
(1) Select the output from DACOUT/AMPOUT.

- Set PD1DIR and PD0DIR (bit 1 and bit 0 of PDDIR) to "1".
-Set PD1 (bit 1 of PDD) to " 0 ", and PD0 (bit 0 of PDD) to " 0 ".
(2) Make the selection of voice synthesis/external memory transfer instruction.
- Set P82DIR (bit 2 of P8DIR) to " 1 ".
- Set P82 (bit 2 of P8D) to "0".
(3) Select the internal voice ROM or the external memory.
- Set P83DIR (bit 3 of P8DIR) to "1".
- When using the internal voice ROM: Set P83 (bit 3 of P8D) to "0".
- When using the external memory: Set P83 to "1".

Note: Since the port F is used when the external memory exceeds 64 Kbytes, make the setting of the corresponding PFDIR register to the output mode.
(4) Make the setting of PCDIR.

- Set PC2DIR, PC1DIR, and PC0DIR all to "1".
(5) Set PC2 (bit 2 of PCD) to "1" ( $\overline{\mathrm{CS}}$ of the voice synthesis section is disabled).
(6) Enable high-speed oscillation.
- For the crystal oscillation mode: Set bit 2 and bit 1 of FCON $(062 \mathrm{H})$ to "1".
- For the RC oscillation mode: Set bit 1 of FCON ( 062 H ) to "1".

Note: Wait for 10 ms for crystal oscillation and 5 ms for RC oscillation so that the high-speed oscillation waveform becomes stable.
(7) Enable the acceptance of voice synthesis interrupts.

- Set bit 0 of PCMODO to "1" (4 kHz sampling).
- Set bit 3 of PCIE to "1".
- Set bit 3 of IE0 to "1".
- Set MIEF to "1".
(8) Set PC1 (bit 1 of PCD) to "1" (releasing the reset state of the voice synthesis section).
(9) Set the phrase address in P3D and P2D. (P33 is the MSB and P20 is the LSB.)
(10) Set PC2 (bit 2 of PCD) to "0" ( $\overline{C S}$ of the voice synthesis section is enabled).
(11) First set PCO (bit 0 of PCD) to " 1 " and then reset it to " 0 " (start of transfer).

The serial transfer of the phrase address is started.
(12) The voice is output and a voice synthesis interrupt is generated.
(13) Process the interrupt.

- Set EVI (bit 3 of IEO) to "0".
- Set PC2 (bit 2 of PCD) to "1".
(14) For reproducing the second and subsequent phrases, first set EVI (bit 3 of IE0) to "1", and repeat steps (9) to (13) after enabling the voice synthesis interrupt.
(15) Carry out the following settings for terminating the voice output.
- Set PC1 (bit 1 of PCD) to "0" (the voice synthesis section is put in the reset state).
- Stop the high-speed oscillation so as to reduce the supply current.
(Reset ENOSC (bit 1 of FCON) to "0".)
Figure 13-3 shows the timing during voice synthesis output.

*: P11 maintains the "L" level if the sound output is being made at the time when transfer of the phrase data of the 2nd sound is completed (BUSYB = "L"), and goes to the "H" level after the sound output has been completed.

Figure 13-3 Voice Synthesis Output Timing

### 13.8 Voice Output Duration

Voice output duration can be obtained by the following expression:
voice output duration = voice ROM capacity/bit rate

$$
\text { = voice ROM capacity/(sampling frequency } \times \text { bit length) }
$$

Table $13-4$ shows the maximum voice output duration for each sampling frequency and voice ROM capacity.

Table 13-4 Maximum Voice Output Duration

| 4-bit ADPCM method used [sec.] |  |  |  |
| :---: | :---: | :---: | :---: |
| Sampling frequency <br> [kHz] | Voice ROM capacity [bits] |  |  |
|  | $\mathbf{5 1 2 K}$ | $\mathbf{1 M}$ | $\mathbf{1 . 5 M}$ |
| 4.0 | 32.8 | 65.5 | 98.3 |
| 5.3 | 24.7 | 49.5 | 74.2 |
| 6.4 | 20.5 | 41.0 | 61.4 |
| 8.0 | 16.4 | 32.8 | 49.2 |
| 10.7 | 12.2 | 24.5 | 36.7 |
| 12.8 | 10.2 | 20.5 | 30.7 |
| 16.0 | 8.2 | 16.4 | 24.6 |

### 13.9 Melody

The melody circuit starts the melody output from the MD/MDB pins or the DACOUT/AOUT pins when the tempo and start address are stored in the phrase address management area and then the phrase in which the melody has been set is started from the interface circuit.

The melody circuit outputs the melody while automatically reading the melody data in the ROM. Melody output stops when the last melody data with the END bit set to "1" is read in.

The generation of the melody is done using the voice analysis tool.

### 13.9.1 Tempo Data

The tempo data is set in the phrase management area at the time the ROM is manufactured. It is not possible to externally change the tempo. Tempo data defines the reference tone length.

Table 13-5 lists the set tempos (the number of counts per minute).

Table 13-5 Melody Tempos

| TEMPO |  |  |  |  |  | Tempo |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | TP4 | TP3 | TP2 | TP1 | TP0 |  |
| OH | 0 | 0 | 0 | 0 | 0 | d $=625$ |
| 1H | 0 | 0 | 0 | 0 | 1 | $\downarrow=625$ |
| 2 H | 0 | 0 | 0 | 1 | 0 | $\int=416.7$ |
| 3H | 0 | 0 | 0 | 1 | 1 | d $=312.5$ |
| 4H | 0 | 0 | 1 | 0 | 0 | $\downarrow=250$ |
| 5H | 0 | 0 | 1 | 0 | 1 | d $=208.3$ |
| 6 H | 0 | 0 | 1 | 1 | 0 | d $=178.6$ |
| 7H | 0 | 0 | 1 | 1 | 1 | d $=156.7$ |
| 8H | 0 | 1 | 0 | 0 | 0 | d $=138.9$ |
| 9 H | 0 | 1 | 0 | 0 | 1 | $\downarrow=125$ |
| AH | 0 | 1 | 0 | 1 | 0 | $d=113.6$ |
| BH | 0 | 1 | 0 | 1 | 1 | $\partial=104.2$ |
| CH | 0 | 1 | 1 | 0 | 0 | d $=96.2$ |
| DH | 0 | 1 | 1 | 0 | 1 | d $=89.3$ |

Table 13-5 Melody Tempos (continued)

| TEMPO |  |  |  |  |  | Tempo |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | TP4 | TP3 | TP2 | TP1 | TP0 |  |
| EH | 0 | 1 | 1 | 1 | 0 | $J=83.3$ |
| FH | 0 | 1 | 1 | 1 | 1 | J $=78.1$ |
| 10 H | 1 | 0 | 0 | 0 | 0 | d $=73.5$ |
| 11H | 1 | 0 | 0 | 0 | 1 | d $=69.4$ |
| 12H | 1 | 0 | 0 | 1 | 0 | $\downarrow=65.8$ |
| 13H | 1 | 0 | 0 | 1 | 1 | $J=62.5$ |
| 14H | 1 | 0 | 1 | 0 | 0 | $\downarrow=59.5$ |
| 15H | 1 | 0 | 1 | 0 | 1 | $\downarrow=56.8$ |
| 16H | 1 | 0 | 1 | 1 | 0 | $\downarrow=54.3$ |
| 17H | 1 | 0 | 1 | 1 | 1 | $\downarrow=52.1$ |
| 18H | 1 | 1 | 0 | 0 | 0 | $J=50$ |
| 19 H | 1 | 1 | 0 | 0 | 1 | $\downarrow=48.1$ |
| 1AH | 1 | 1 | 0 | 1 | 0 | $\downarrow=46.3$ |
| 1BH | 1 | 1 | 0 | 1 | 1 | $\downarrow=44.6$ |
| 1CH | 1 | 1 | 1 | 0 | 0 | $\downarrow=43.1$ |
| 1DH | 1 | 1 | 1 | 0 | 1 | $\jmath=41.7$ |
| 1EH | 1 | 1 | 1 | 1 | 0 | $\oint=40.3$ |
| 1FH | 1 | 1 | 1 | 1 | 1 | $\jmath=39.1$ |

### 13.9.2 Melody Data

The melody data is the data in the memory that defines the tone, tone length, and the end tone, and consists of two bytes. The melody data format is shown in Figure 13-4.

| First byte | END bit | 0 | L5 | L4 | L3 | L2 | L1 | L0 | Tone length code |
| ---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
|  | Second byte | N7 | N6 | N5 | N4 | N3 | N2 | N1 | N0 |
|  | Tone code |  |  |  |  |  |  |  |  |

Figure 13-4 Melody Data Format
(1) Tone code

The tone code is set in bits 6 through 0 of the melody data. The frequencies that can be output by the melody circuit are defined as:

$$
\frac{65}{(\mathrm{~N}+2)} \mathrm{kHz} \text { (where } \mathrm{N} \text { is an integer from } 4 \text { to } 127 \text { ) }
$$

The relation between N and tone code bits is:
$\mathrm{N}=2^{7} \mathrm{~N} 7+2^{6} \mathrm{~N} 6+2^{5} \mathrm{~N} 5+2^{4} \mathrm{~N} 4+2^{3} \mathrm{~N} 3+2^{2} \mathrm{~N} 2+2^{1} \mathrm{~N} 1+2^{0} \mathrm{~N} 0$
If N 7 through N 2 are all set to " 0 ", there is no melody output for the time specified by the tone length code. Values for N1 and N0 are irrelevant.
Table 13-6 indicates the relations between tones and tone codes.

Table 13-6 Tone and Tone Code Correspondence

| Tone | Frequency (Hz) | Tone code |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | N7 | N6 | N5 | N4 | N3 | N2 | N1 | N0 | N7-N0 |
| $\mathrm{C}^{1}$ | 261.22 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | F3H |
| $\mathrm{Cis}^{1}$ | 277.06 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | E5H |
| $D^{1}$ | 293.58 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | D8H |
| Dis ${ }^{1}$ | 310.68 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | CCH |
| $\mathrm{E}^{1}$ | 329.90 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | COH |
| $F^{1}$ | 349.73 | 1 | 0 | 1 | 1 | 0 |  | 0 | 1 | B5H |
| Fis ${ }^{1}$ | 369.94 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | ABH |
| G1 | 392.64 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | A1H |
| Gis ${ }^{1}$ | 415.58 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 98H |
| $A^{1}$ | 441.38 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 8FH |
| Ais ${ }^{1}$ | 467.15 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 87H |
| $B^{1}$ | 492.31 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 80H |
| $C^{2}$ | 524.59 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 78H |
| $\mathrm{Cis}^{2}$ | 556.52 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 71H |
| $\mathrm{D}^{2}$ | 587.16 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 6BH |
| Dis ${ }^{2}$ | 621.36 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 65H |
| $\mathrm{E}^{2}$ | 659.79 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 5FH |
| $\mathrm{F}^{2}$ | 695.65 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 5AH |
| Fis ${ }^{2}$ | 744.19 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 54H |
| $\mathrm{G}^{2}$ | 780.49 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 50 H |
| $\mathrm{Gis}^{2}$ | 831.17 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 4BH |
| $A^{2}$ | 876.71 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 47H |
| Ais $^{2}$ | 927.54 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 43H |
| $\mathrm{B}^{2}$ | 984.62 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 3FH |
| $\mathrm{C}^{3}$ | 1049.18 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 3BH |
| $\mathrm{Cis}^{3}$ | 1103.45 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 38H |
| $D^{3}$ | 1185.19 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 34H |
| Dis ${ }^{3}$ | 1254.90 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 31 H |
| $\mathrm{E}^{3}$ | 1306.12 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 2 FH |
| $F^{3}$ | 1391.30 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 2 CH |
| $\mathrm{FiS}^{3}$ | 1488.37 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 29 H |

(2) Tone length code

The tone length code is set in the first byte of the melody data.
Table 13-7 indicates the relation between tone length and tone length code ( L 5 to L0).
When all bits are set to " 0 ", the tone length will be the same as the minimum tone length (the tone length with only L0 set to "1").

Table 13-7 Tone Length and Tone Length Code Correspondence

| Tone length | Tone length code |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | L5 | L4 | L3 | L2 | L1 | L0 | L5-L0 |
|  | 1 | 1 | 1 | 1 | 1 | 1 | 3FH |
|  | 1 | 0 | 1 | 1 | 1 | 1 | 2FH |
|  | 0 | 1 | 1 | 1 | 1 | 1 | 1FH |
|  | 0 | 1 | 0 | 1 | 1 | 1 | 17H |
|  | 0 | 0 | 1 | 1 | 1 | 1 | 0FH |
|  | 0 | 0 | 1 | 0 | 1 | 1 | OBH |
|  | 0 | 0 | 0 | 1 | 1 | 1 | 07H |
|  | 0 | 0 | 0 | 1 | 0 | 1 | 05H |
|  | 0 | 0 | 0 | 0 | 1 | 1 | 03H |
|  | 0 | 0 | 0 | 0 | 1 | 0 | 02H |
|  | 0 | 0 | 0 | 0 | 0 | 1 | 01H |

The tone will be a rest when N6 to N0 are all set to " 0 " in the setting of the tone code. Table $13-8$ indicates the relation between the rest and the rest code (L5 to L0).

Table 13-8 Rest and Rest Code Correspondence

| Rest | Rest code |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | L5 | L4 | L3 | L2 | L1 | L0 | L5-L0 |
| = | 1 | 1 | 1 | 1 | 1 | 1 | 3FH |
| ج | 0 | 1 | 1 | 1 | 1 | 1 | 1 FH |
| \% | 0 | 1 | 0 | 1 | 1 | 1 | 17H |
| \# | 0 | 0 | 1 | 1 | 1 | 1 | OFH |
| $\overline{\#}$ | 0 | 0 | 0 | 1 | 1 | 1 | 07H |
| \#\% | 0 | 0 | 0 | 0 | 1 | 1 | 03H |

Tone lengths specified by the tone length code and the tempo data are expressed by the following:

$$
1.5 \times(\mathrm{TP}+1) \times(\mathrm{L}+1) \mathrm{ms}
$$

(where TP is an integer from 1 to 31 , and $L$ is an integer from 1 to 63)

TP is a value set by the tempo data in the phrase management area and has the following bit correspondence:

$$
\mathrm{TP}=2^{4} \mathrm{TP} 4+2^{3} \mathrm{TP} 3+2^{2} \mathrm{TP} 2+2^{1} \mathrm{TP} 1+2^{0} \mathrm{TP} 0
$$

$L$ is set by the tone length code and has a bit correspondence with the tone length code as:

$$
L=2^{5} L 5+2^{4} L 4+2^{3} L 3+2^{2} L 2+2^{1} L 1+2^{0} L 0
$$

## (3) END bit

The END bit is set in bit 15 of the melody data. When the output of the last melody data with the END bit set to " 1 " is started, the melody circuit generates a melody end signal, and stops the melody after the last melody data is output.

### 13.9.3 Melody Circuit Application Example

The example of outputting the notes shown in Figure 13-5 is given below.


Figure 13-5 Example Melody

Table 13-9 lists the note codes for the melody shown in Figure 13-5.

Table 13-9 List of Note Codes

| Note | Note code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | First byte |  |  |  |  |  |  |  | Second byte |  |  |  |  |  |  |  | Hex value |
|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
|  | END | -* | L5 | L4 | L3 | L2 | L1 | L0 | N7 | N6 | N5 | N4 | N3 | N2 | N1 | N0 |  |
| $\sigma^{G^{2}}$ | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 2F50H |
| $\int_{0} D^{2}$ | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | OF6BH |
| $\int_{0} G^{2}$ | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1750H |
| $\int D^{2}$ | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 076BH |
| $\int G^{2}$ | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1750H |
| $\int A^{2}$ | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1747H |
| $\rho \mathrm{B}^{2}$ | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 3F3FH |
| $\sigma G^{2}$ | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | BF50H |

*: Bit 6 of the first byte can be either " 0 " or " 1 ", but is shown here as " 0 ".

### 13.9.4 Melody Output Procedure

The procedure for outputting a melody is basically the same as the method of voice output described in Section 13.7.3. The distinction between voice and melody is made only by the data set in the phrase address management area and the user data area of the voice ROM.

Follow the procedure below to make the settings:
(1) Set which pin to use for the output among DACOUT/AOUT and MD/MDB.

- Set PD1DIR and PD0DIR (bit 1 and bit 0 of PDDIR) to "1".
- When outputting at MD/MDB: Set PD1 and PD0 (bit 1 and bit 0 of PDD) to "1".
- When outputting at DACOUT/AOUT: Set PD1 to "1" and PD0 to " 0 ".
(2) Select voice synthesis/external memory transfer instruction.
- Set P82DIR (bit 2 of P8DIR) to "1".
- Set P82 (bit 2 of P8D) to "0".
(3) Select the internal voice ROM or the external memory.
- Set P83DIR (bit 3 of P8DIR) to "1".
- When using the internal voice ROM: Set P83 (bit 3 of P8D) to "0".
- When using the external memory: Set P83 to "1".

The procedure hereafter is the same as steps (4) to (15) in Section 13.7.3, "Voice Output Procedure."
Figure 13-6 shows the timing of melody output.
 at MD/MDB
*: P11 maintains the "L" level if the melody output is being made at the time when the phrase data of the 2nd melody is completed (BUSYB = "L"), and goes to the " H " level after the melody output has been completed.

Figure 13-6 Melody Output Timing

### 13.10 Buzzer

The buzzer output is made at the MD/MDP pins or the DACOUT/AOUT pins when the phrase with the buzzer setting is started from the interface circuit. Buzzer output is available when the frequency and sound type have been set in the phrase address management area.

Inputting the stop code will stop the buzzer output.
Based on the settings made in the phrase management area, the buzzer output frequency can be selected from the $50 \%$ duty ratio frequencies of $0.5 \mathrm{kHz}, 1.0 \mathrm{kHz}$, and 2.0 kHz , and the buzzer output mode can be selected from intermittent tone 1 , intermittent tone 2 , single tone, and continuous tone.

The output waveforms in the different output modes is shown in Figure 13-7. The dark filled parts in the waveform indicate the output frequency signal ( $0.5,1.0$, or 2.0 kHz ).


Figure 13-7 Buzzer Driver Output Waveforms in Different Output Modes

### 13.10.1 Buzzer Output Procedure

Follow the procedure below when making a buzzer output.
(1) Set which pin to use for the output among DACOUT/AOUT and MD/MDB.

- Set PD1DIR and PD0DIR (bit 1 and bit 0 of PDDIR) to "1".
- When outputting at MD/MDB: Set PD1 and PD0 (bit 1 and bit 0 of PDD) to "1".
- When outputting at DACOUT/AOUT: Set PD1 to "1" and PD0 to " 0 ".
(2) Select voice synthesis/external memory transfer instruction.
- Set P82DIR (bit 2 of P8DIR) to "1".
- Set P82 (bit 2 of P8D) to "0".
(3) Select the internal voice ROM or the external memory.
- Set P83DIR (bit 3 of P8DIR) to "1".
- When using the internal voice ROM: Set P83 (bit 3 of P8D) to "0".
- When using the external memory: Set P83 to "1".
(4) Make the setting of PCDIR.
- Set PC2DIR, PC1DIR, and PC0DIR all to "1".
(5) Set PC2 (bit 2 of PCD) to "1" ( $\overline{\mathrm{CS}}$ of the voice synthesis section is disabled).
(6) Enable high-speed oscillation.
- For the crystal oscillation mode: Set bit 2 and bit 1 of FCON $(062 \mathrm{H})$ to "1".
- For the RC oscillation mode: Set bit 1 of FCON $(062 H)$ to "1".

Note: Wait for 10 ms for crystal oscillation and 5 ms for RC oscillation so that the high-speed oscillation waveform becomes stable.
(7) The contents of the program differ depending on the timing of inputting the stop code, etc. When carrying out control using interrupts, make the necessary settings.
(8) Set PC1 (bit 1 of PCD) to "1" (releasing the reset state of the voice synthesis section).
(9) Set the phrase address in P3D and P2D. (P33 is the MSB and P20 is the LSB.)
(10) Set PC2 (bit 2 of PCD) to "0" ( $\overline{\mathrm{CS}}$ of the voice synthesis section is enabled).
(11) First set PC0 (bit 0 of PCD) to " 1 " and then set it to " 0 " (start of transfer).

The serial transfer of the phrase address is started.
(12) The buzzer sound is output.
(13) The buzzer output is terminated when the stop code is input.

### 13.11 Example of Connections Made for Extending the Voice Data Area

The ML63326 has an internal 128-Kbyte ROM as the voice synthesis data area.
In addition, the voice synthesis data area can be extended up to a maximum of 640 Kbytes by connecting a 512-Kbyte ROM externally. An example of connections to be made for this expansion is shown in Figure 13-8.


Figure 13-8 Example of Connections Made When an External ROM is Used

### 13.12 Example of Connections Made When Using a Piezoelectric Speaker

The ML63326 has two built-in amplifiers that can directly drive a piezoelectric speaker. When using this amplifier, it is possible to output the voice and other sounds from a piezoelectric speaker by externally connecting one capacitor and two resistors. An example of connections to be made for using a piezoelectric speaker is shown in Figure 13-9.

The AOUT output amplitude can be varied by changing the ratio $R_{1}: R_{2}$ of the external resistors. In the example below, since $R_{1}$ is $50 \mathrm{k} \Omega$ and $R_{2}$ is $100 \mathrm{k} \Omega$, the amplitude of the AOUT output is increased twofold and is output to the $\mathrm{SP}(-)$ and $\mathrm{SP}(+)$ pins. When selecting $R_{1}$ and $R_{2}$, make sure that the sum of $R_{1}$ and $R_{2}$ is $100 \mathrm{k} \Omega$ or more.
By connecting the SPEN pin with the ENVOICE pin as shown below, the amplifiers will also become enabled only when the voice synthesis section is enabled.


Figure 13-9 Example of Connections Made When Using a Piezoelectric Speaker


Note:

- When selecting $R_{1}$ and $R_{2}$ (external resistors), make sure that their resistance values are $:\left(R_{1}\right)+\left(R_{2}\right) \geq 100 \mathrm{k} \Omega$
- For the ( - ) and (+) terminals of the piezoelectric speaker, connect either terminal to the $\mathrm{SP}(-)$ or $\mathrm{SP}(+)$ pin and tie the other to $\mathrm{V}_{\mathrm{SS}}$.


## Chapter 14

## Shift Register (SFT)

## Chapter 14 Shift Register (SFT)

### 14.1 Overview

The ML63326 has one internal 8-bit shift register channel for clock synchronous communication.

The shift register is synchronized with the clock specified by the shift register control register 0 (SFTCONO), and can perform 8-bit data send and receive simultaneously. When 8-bit data transfer is completed, a shift register interrupt request is generated.

### 14.2 Shift Register Configuration

The shift register configuration is shown in Figure 14-1.
PE.0/SIN, PE1/SOUT and PE.2/SCLK are the shift data input pin, the shift data output pin and the shift clock input /output pin respectively. Set the secondary function by using port mode register.


Figure 14-1 Shift Register Configuration

### 14.3 Shift Registers

(1) Shift register L/H (SFTRL, SFTRH)

SFTRL and SFTRH are 4-bit special function registers (SFRs) used to write shift register send data and to read receive data.

|  | bit 3 |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| SFTRL (OAOH) |  |  |  |  |
| (R/W) | bit 2 | bit 1 | bit 0 |  |
| SD3 | SD2 | SD1 | SD0 |  |
| bit 3 | bit 2 | bit 1 | bit 0 |  |
| SFTRH (OA1H) |  |  |  |  |
| (R/W) | SD7 | SD6 | SD5 | SD4 |

SFTRL and SFTRH are set to "0" at system reset.
(2) Shift register control registers (SFTCON0, SFTCON1)

SFTCON0 and SFTCON1 are 4-bit special function registers (SFRs) that control shift register operation. At system reset both are initialized to "0".

| SFTCONO (OA2H) <br> (R/W) | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: |
|  | - | SDIR | SELCK1 | SELCKO |
|  |  |  | $\square$ |  |
| LSB/MSB first select |  |  |  |  |
| 1 : MSB first (initial value) 0 : LSB first |  |  |  |  |
|  |  |  |  |  |
| Shift clock select |  |  |  |  |
| bit 1 bit 0 |  |  |  |  |
| 0 0: CLK (initial value) |  |  |  |  |
| 0 1: 1/2 CLK |  |  |  |  |
| 1 0: Timer 1 overflow |  |  |  |  |
| 1 1: External clock |  |  |  |  |

bit 2: SDIR
This bit selects the transfer order for 8-bit send/receive data.
When the SDIR bit is " 0 " it means MSB first, and when "1", LSB first.

## bit 1, 0: SELCK1, SELCK0

These bits select the shift clock.
If set to CLK, $1 / 2$ CLK or timer 1 overflow the system operates in master mode. If set to external clock the system operates in slave mode.

bit 0: ENTR
When ENTR is set to "1", transfer starts, and when 8-bit transfer ends, it is automatically set to " 0 ".

### 14.4 Shift Register Operation

The shift register can be set to master or slave mode, and to MSB first or LSB first. The send data is written to the shift register (SFTRL, SFTRH), and transfer is started by setting bit 0 (ENTR) of the shift control register 1 (SFTCON1) to "1". After 8-bit data transfer (send/ receive), operation ends.

Bits 1, 0 (SELCK1, SELCK0) of the shift control register 0 (SFTCON0) can set the shift clock to CLK, $1 / 2$ CLK or timer 1 overflow. This operation is master mode and the shift clock is output to the PE.2/SCLK pin.
When the shift clock is set to external clock, the system operates in slave mode, and operation is to the clock input through the PE.2/SCLK pin. If eight or more clocks are input consecutively, the ninth and following clocks are ignored.

In both master and slave modes, the shift register is synchronized to the shift clock falling edge, and shift-out data is output from the first bit through the PE.1/SOUT pin. In synchronization with the shift clock rising edge, shift-in data is input from the first bit through the PE.0/ SIN pin.

For external devices, shift-in data changes on the falling edge of the shift clock, and shift-out data changes on the rising edge of the shift clock.
When 8 -bit data transfer is complete, bit 0 (ENTR) of SFTCON1 is cleared to "0". When transfer is completed, the interrupt request signal (SFTINT) is generated (see Figure 14-2).
The output pin state at system reset and between transfers (from the end of one 8-bit transfer until the next transfer starts) is shown in Table 14-1 (when set to the output secondary function).

Table 14-1 Output Pin States

| Pin name | At system reset | Between transfers |
| :---: | :---: | :---: |
| PE.2/SCLK | "H" | "H" |
| PE.1/SOUT | "L" | Last transfer data of transfer |

MSB/LSB first is set to bit 2 (SDIR) of SFTCONO.

- SDIR $=0$ : MSB first mode

- SDIR = 1 : LSB first mode



Figure 14-2 Shift Register Operation Timing


Note :

Setting the ENTR bit to "1" in the slave mode should be done when the PE.2/SCLK pin is high. If SFTRL/SFTRH are written during transfer, the transfer data (send and receive) is destroyed. In this case, terminate the transfer and start over again.
Even when receiving only, transfer begins with setting the ENTR bit to "1".

### 14.5 Shift Register Application Example

An example of register setting for clock synchronous communication using shift register is described below.
(1) Set the supported port modes (secondary function).

| Port control <br> register | Master mode |  |  |
| :---: | :--- | :--- | :---: |
| PEMOD | Bit $2=" 1 "$ | (PE.2/SCLK) |  |
|  | Bit $1=" 1 "$ | (PE.1/SOUT) |  |
|  | Bit $0=1 "$ | (PE.0/SIN) |  |

(2) Select the shift clock with SELCK1, SELCK0 (SFTCON0 bits 1, 0)(master/slave mode select).
(3) Select MSB first or LSB first with SDIR (SFTCON0 bit2). ("0" for MSB first, "1" for LSB first).
(4) Set ESFT (IE3 bit 2) to "1" and enable the shift register interrupt.
(5) Set the MIE (master interrupt enable flag) to "1", and enable all interrupts.
(6) Write send data to SFTRL and SFTRH.
(7) Set ENTR (bit 0 of SFTCON1) to "1", and start the transfer.

With the above settings the shift register begins to operate, and the CPU receives the shift register interrupt. Whether 8 -bit transfer has been completed can be checked by monitoring QSFT (bit 2 of IRQ3) or ENTR (bit 0 of SFTCON1).

## Chapter 15

## LCD Driver (LCD)

## Chapter 15 LCD Driver (LCD)

### 15.1 Overview

The ML63326 has an internal dot matrix LCD driver. The ML63326 has 64 segment outputs and can drive up to 1024 ( $64 \mathrm{seg} . \times 16$ com.) dots. The LCD driver can be software-selected to all OFF, all ON or power down mode, $1 / 4$ or $1 / 5$ bias, selectable duty from $1 / 1$ to $1 / 16$, and adjustable (16-tone) contrast.

### 15.2 LCD Driver Configuration

The LCD driver configuration is shown in Figure 15-1.


Figure 15-1 LCD Driver Configuration

### 15.3 LCD Driver Registers

(1) Display control register (DSPCON0)

DSPCON0 is a 4-bit special function register (SFR) controlling LCD driver operation.

bit 3: BISEL
This bit selects $1 / 4$ or $1 / 5$ bias.
At system reset it is " 0 ", selecting $1 / 5$ bias.
bit 2: PDWN
This bit selects the LCD power down mode. When PDWN is set to "1", the bias generation circuit stops its voltage lowering/raising operation and pins COM1-16 and SEG0-63 are all set to the $\mathrm{V}_{\text {SS }}$ level, reducing supply current. At system reset it is cleared to " 0 ".
bit 1: ALLON
When ALLON is set to " 1 " all segment drivers are turned on. The ALLON bit has priority over the LCDON bit. At system reset it is cleared to "0".
bit 0: LCDON
When the LCDON bit is set to " 1 ", the display data in the display register is output to the segment drivers. At system reset it is cleared to " 0 ", and all segment drivers are turned off.
(2) Display control register (DSPCON1)

DSPCON1 is a 4-bit special function register (SFR) used to select the LCD driver duty.
At system reset, bits of DSPCON1 are initialized to "0".

(3) Display contrast register (DSPCNT)

DSPCNT is a 4-bit special function register (SFR) used to adjust display contrast.
At system reset, bits of DSPCON1 are initialized to "0".

|  | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: |
| DSPCNT (092H) | CN3 | CN2 | CN1 | CNO |
|  |  |  | 1 | , |
| Contrast select |  |  |  |  |
| bit 3 bit 2 bit 1 bit 0 |  |  |  |  |
| 0 0 0 0 0 : Light (initial value) |  |  |  |  |
| $0 \begin{array}{llll}0 & 0 & 0 & 1\end{array}$ |  |  |  |  |
| $0 \begin{array}{llll}0 & 1 & 0\end{array}$ |  |  |  |  |
| $0 \begin{array}{llll}0 & 0 & 1 & 1\end{array}$ |  |  |  |  |
| 0 1 0 0: |  |  |  |  |
| 0 1 0 1: |  |  |  |  |
| 0110 : |  |  |  |  |
| 0 1 1 1: |  |  |  |  |
| 1000 : |  |  |  |  |
| 10001 : |  |  |  |  |
| 1010 : |  |  |  |  |
| 10 1 1: |  |  |  |  |
| 1100 : |  |  |  |  |
| 110 1: |  |  |  |  |
| 1110 : V |  |  |  |  |
| 111 1: Dark |  |  |  |  |

(4) Display registers (DSPR0 to DSPR255)

DSPR0 to DSPR255 are segment output data registers for the dot matrix LCD driver allocated to RAM BANK 1. The correspondence between display registers and segment outputs is shown below.



Notes:

- When a display register bit is set to "1", the corresponding LCD dot lights. When reset to "0" it goes off.
- To keep stable display state, each individual LCD dot should be set to ON/OFF with bit operation instructions.
- At system reset the display registers (DSPR0 to DSPR255) are undefined and should be initialized.


### 15.4 LCD Driver Operation

The display duty is selected from $1 / 1$ to $1 / 16$ using DSPCON. The frame frequency for each duty ratio is indicated in Table 15-1. Depending on the duty selected, the common signal (COM1 to COM16) is generated, and data written in synchronization with that common signal to the display registers (DSPR0 to DSPR255) is output to the segment driver. The segment driver uses bits 0,1 (ALLON, LCDON) of the display control register 0 (DSPCONO) to control all OFF or all ON mode.
When PDWN (bit 2 of DSPCON0) is set to "1", the LCD power down mode is enabled. In the LCD power-down mode the bias generation circuit operation stops, and COM1-16 and SEG0-63 pins are all output at the $\mathrm{V}_{\text {SS }}$ level to reduce supply current.
BISEL (bit3 of DSPCON0) selects $1 / 4$ or $1 / 5$ bias.
DSPCNT controls the LCD contrast of 16 tones ( $\mathrm{V}_{\mathrm{DDH}}=2.4 \mathrm{~V}$ or more).
When the LCD driver is not used, select the power-down mode and set all the bits of the display control register (DSPCNT) to "0" to save the supply current.

Table 15-1 Frame Frequency for Each Duty

| DSPCON1 |  |  |  |  | Duty | Frame <br> frequency |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DT3-0 | DT3 | DT2 | DT1 | DT0 |  | $1 / 16$ |
| OH | 0 | 0 | 0 | 0 | 64 Hz |  |
| 1 H | 0 | 0 | 0 | 1 | $1 / 1$ | 1024 Hz |
| 2 H | 0 | 0 | 1 | 0 | $1 / 2$ | 512 Hz |
| 3 H | 0 | 0 | 1 | 1 | $1 / 3$ | approx. 341 Hz |
| 4 H | 0 | 1 | 0 | 0 | $1 / 4$ | 256 Hz |
| 5 H | 0 | 1 | 0 | 1 | $1 / 5$ | approx. 205 Hz |
| 6 H | 0 | 1 | 1 | 0 | $1 / 6$ | approx. 171 Hz |
| 7 H | 0 | 1 | 1 | 1 | $1 / 7$ | approx. 146 Hz |
| 8 H | 1 | 0 | 0 | 0 | $1 / 8$ | 128 Hz |
| 9H | 1 | 0 | 0 | 1 | $1 / 9$ | approx. 114 Hz |
| OAH | 1 | 0 | 1 | 0 | $1 / 10$ | approx. 102 Hz |
| OBH | 1 | 0 | 1 | 1 | $1 / 11$ | approx. 93 Hz |
| OCH | 1 | 1 | 0 | 0 | $1 / 12$ | approx. 85 Hz |
| ODH | 1 | 1 | 0 | 1 | $1 / 13$ | approx. 79 Hz |
| OEH | 1 | 1 | 1 | 0 | $1 / 14$ | approx. 73 Hz |
| OFH | 1 | 1 | 1 | 1 | $1 / 15$ | approx. 68 Hz |

## ML63326 User's Manual

Chapter 15 LCD Driver (LCD)

### 15.5 Bias Generator (BIAS)

The bias generator is used to multiply and divide the voltage $\left(\mathrm{V}_{\mathrm{DD} 2}\right)$ generated in the constant voltage circuit with an external capacitor connected to pins $\mathrm{C} 1, \mathrm{C} 2$ to generate $\mathrm{V}_{\mathrm{DD} 1}$ to $\mathrm{V}_{\mathrm{DD} 5}$ bias voltages for the LCD driver.

The LCD power down mode stops the voltage lowering/raising operation of the bias generation circuit in order to reduce supply current.

Figure $15-2$ shows the bias generator configuration for $1 / 5$ bias, and Figure $15-3$ shows the configuration for $1 / 4$ bias.

For details of the voltage doubler circuit and the constant-voltage circuit, see Chapter 17, "Power Supply Circuit."
Tables 15-2 and 15-3 list the display contrast adjusting voltages.


Figure 15-2 Bias Generator Configuration for $1 / 5$ Bias


Figure 15-3 Bias Generator Configuration for 1/4 Bias

Table 15-2 Display Contrast Adjusting Voltages (VDD2)

| DSPCNT |  |  |  |  | $\mathrm{V}_{\text {DD2 } 2}$ Voltage ( V ) |  |  | Contrast |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CN3-0 | CN3 | CN2 | CN1 | CNO | Min. | Typ. | Max. | Contrast |
| OH | 0 | 0 | 0 | 0 | 1.70 | 1.80 | 1.90 | Light |
| 1H | 0 | 0 | 0 | 1 | 1.74 | 1.84 | 1.94 |  |
| 2 H | 0 | 0 | 1 | 0 | 1.78 | 1.88 | 1.98 |  |
| 3 H | 0 | 0 | 1 | 1 | 1.82 | 1.92 | 2.02 |  |
| 4H | 0 | 1 | 0 | 0 | 1.86 | 1.96 | 2.06 |  |
| 5 H | 0 | 1 | 0 | 1 | 1.90 | 2.00 | 2.10 |  |
| 6 H | 0 | 1 | 1 | 0 | 1.94 | 2.04 | 2.14 |  |
| 7H | 0 | 1 | 1 | 1 | 1.98 | 2.08 | 2.18 |  |
| 8H | 1 | 0 | 0 | 0 | 2.02 | 2.12 | 2.22 |  |
| 9 H | 1 | 0 | 0 | 1 | 2.06 | 2.16 | 2.26 |  |
| OAH | 1 | 0 | 1 | 0 | 2.10 | 2.20 | 2.30 |  |
| OBH | 1 | 0 | 1 | 1 | 2.14 | 2.24 | 2.34 |  |
| OCH | 1 | 1 | 0 | 0 | 2.18 | 2.28 | 2.38 |  |
| ODH | 1 | 1 | 0 | 1 | 2.22 | 2.32 | 2.42 |  |
| OEH | 1 | 1 | 1 | 0 | 2.26 | 2.36 | 2.46 | V |
| OFH | 1 | 1 | 1 | 1 | 2.30 | 2.40 | 2.50 | Dark |

Table 15-3 Display Contrast Adjusting Voltages ( $\mathrm{V}_{\mathrm{DD} 1}, \mathrm{~V}_{\mathrm{DD} 3}, \mathrm{~V}_{\mathrm{DD} 4}, \mathrm{~V}_{\mathrm{DD5} 5}$ )

| BISEL | Mode | Power supply | Voltage (V) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |
| 0 | 1/5 bias | $V_{\text {DD1 }}$ | Typ. - 0.1 | $1 / 2 \times \mathrm{V}_{\text {D2 }}{ }^{*}$ | Typ. + 0.1 |
|  |  | $V_{\text {DD3 }}$ | Typ. -0.3 | $3 / 2 \times \mathrm{V}_{\text {DD2 }}{ }^{*}$ | Typ. +0.3 |
|  |  | $V_{\text {DD4 }}$ | Typ. -0.4 | $2 \times V_{\text {DD2 }}{ }^{*}$ | Typ. +0.4 |
|  |  | $V_{\text {DD5 }}$ | Typ. -0.5 | $5 / 2 \times \mathrm{V}_{\text {DD2 }}{ }^{*}$ | Typ. +0.5 |
| 1 | 1/4 bias | $V_{\text {DD1 }}$ | Typ. -0.1 | $1 / 2 \times V_{\text {DD2 }}{ }^{*}$ | Typ. +0.1 |
|  |  | $V_{\text {DD3 }}$ | Typ. -0.2 | $V_{\text {DD2 }}{ }^{*}$ | Typ. +0.2 |
|  |  | $V_{\text {DD4 }}$ | Typ. -0.3 | $3 / 2 \times \mathrm{V}_{\text {DD2 }}{ }^{*}$ | Typ. +0.3 |
|  |  | $V_{\text {DD } 5}$ | Typ. -0.4 | $2 \times \mathrm{V}_{\mathrm{DD} 2}{ }^{*}$ | Typ. + 0.4 |

$\mathrm{V}_{\mathrm{DD2}}{ }^{*}$ : Typical $\mathrm{V}_{\mathrm{DD} 2}$ in Table 15-2

### 15.6 LCD Driver Output Waveform

Figures 15-4 (a) and 15-4 (b) show the output waveforms for $1 / 16$ duty and $1 / 5$ bias, and Figures 15-5 (a) and 15-5 (b) show the output waveforms for $1 / 8$ duty and $1 / 4$ bias.


Figure 15-4 (a) 1/16 Duty, 1/5 Bias Common Output Waveform



Figure 15-4 (b) 1/16 Duty, 1/5 Bias Segment Output Waveform


Figure 15-5 (a) 1/8 Duty, 1/4 Bias Common Output Waveform


Figure 15-5 (b) 1/8 Duty, 1/4 Bias Segment Output Waveform

# Chapter 16 

## Battery Low Detect Circuit (BLD)

## Chapter 16 Battery Low Detect Circuit (BLD)

### 16.1 Overview

The ML63326 contains a battery low detect circuit (BLD).
The battery low detect circuit detects when the battery voltage (supply voltage $\mathrm{V}_{\mathrm{DD}}$ ) falls below the judgment voltage value. Three levels of judgment voltage can be selected by the BLDCON bits.

Judgment voltage values $\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right): 2.00 \pm 0.10 \mathrm{~V}, 2.20 \pm 0.10 \mathrm{~V}, 2.40 \pm 0.10 \mathrm{~V}$


Note:

- When verifying BLD operation, the operation must be verified with an evaluation sample device.
The development support tool (EASE63180) does not support BLD.


### 16.2 Battery Low Detect Circuit Configuration

The battery low detect circuit consists of a judgment circuit and a judgment voltage select circuit. Figure $16-1$ shows the circuit configuration.


Figure 16-1 Battery Low Detect Circuit

### 16.3 Judgment Voltage

The value of the judgment voltage is selected by the software by setting the LD1 (bit 1 of BLDCON) and LDO (bit 0 of BLDCON) bits.
Table 16-1 lists judgment voltage and precision values.
Table 16-1 Judgment Voltage

| LD1 | LD0 | Judgment voltage (V) | Precision (V) | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | - | - | Undefined |
| 0 | 1 | 2.00 | $\pm 0.10$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |
| 1 | 0 | 2.20 | $\pm 0.10$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |
| 1 | 1 | 2.40 | $\pm 0.10$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |

### 16.4 Battery Low Detect Circuit Register

- Battery low detect control register (BLDCON)

BLDCON is a 4-bit special function register (SFR) that controls the battery low detect circuit.

| bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: |
| BLDCON (094H) BLDF | ENBL | LD1 | LD0 |
| Judgment result flag __ |  |  |  |
| 0 : Higher than judgment value (initial value) <br> 1: Lower than judgment value |  |  |  |
| Battery low detect circuit ON/OFF control <br> 0: Battery low detect circuit OFF (initial value) <br> 1: Battery low detect circuit ON |  |  |  |
| Judgment voltage select |  |  |  |
| bit 1 bit 0 |  |  |  |
| 0 0: Undefined (initial value) |  |  |  |
| 0 1:2.00 $\pm 0.10 \mathrm{~V}$ |  |  |  |
| $10: 2.20 \pm 0.10 \mathrm{~V}$ |  |  |  |
| 1 1:2.40 $\pm 0.10 \mathrm{~V}$ |  |  |  |

bit 3: BLDF
This flag indicates the judgement result of the battery low detect circuit.
This bit is set to " 1 " when $V_{D D}$ is lower than the judgment voltage selected by LD0 and LD1, and is set to " 0 " when $V_{D D}$ is higher. This bit is " 0 " when the BLD circuit stops operation.
This bit is read-only and writes are invalid.
bit 2: ENBL
This bit turns the battery low detect circuit ON or OFF.
When ENBL is set to "1", the battery low detect circuit is ON. When ENBL is set to " 0 ", the battery low detect circuit is OFF.
At system reset, this bit is cleared to " 0 ".
bit 1, 0: LD1, LD0
These bits select the judgment voltage.
At system reset, these bits are cleared to "0".

### 16.5 Battery Low Detect Circuit Operation

The battery low detect circuit is turned ON or OFF by ENBL (bit 2 of BLDCON), and outputs to BLDF (bit 3 of BLDCON) the result of a comparison with the judgment voltage.

ENBL is the enable control bit for the battery low detect circuit. Setting ENBL to "1" turns ON the battery low detect circuit. Setting ENBL to "0" turns OFF the battery low detect circuit and BLD current supply drops to zero.
BLDF is the judgment result flag. If BLDF is "1", the power supply voltage is lower than the judgment voltage. If BLDF is " 0 ", the power supply voltage is higher than the judgment voltage. BLDF is valid when ENBL is "1".
The judgment circuit of the battery low detect circuit requires time to become stable. Therefore, after setting ENBL to "1", wait at least 1 ms before reading BLDF. No load should be applied to the power supply voltage during the detection.

Figure 16-2 shows an example operation timing.


Figure 16-2 Operation Timing Example

Figure 16-2 shows the following operations.
(1) ENBL is set to " 1 " to turn ON the BLD.
(2) Operation starts with no load applied to power supply system and waits for BLD stabilization time interval (at least 1 ms ).
(3) Judgment result flag (BLDF) is read.
(4) ENBL is cleared to " 0 ".

## Chapter 17

## Power Supply Circuit (POWER)

## Chapter 17 Power Supply Circuit (POWER)

### 17.1 Overview

The ML63326 contains a constant voltage circuit for the internal logic power supply ( $\mathrm{V}_{\mathrm{DDL}}$ ), a constant voltage circuit for the LCD bias reference power supply ( $\mathrm{V}_{\mathrm{DD} 2}$ ), and a voltage doubler circuit for the power supply for high-speed oscillation ( $\mathrm{V}_{\mathrm{DDH}}$ ).

### 17.2 Power Supply Circuit Configuration

Figure 17-1 shows the power supply circuit configuration.


Figure 17-1 Power Supply Circuit Configuration

### 17.3 Power Supply Circuit Operation

The $\mathrm{V}_{\text {DDL }}$ output of the power supply for the internal logic circuits is automatically switched to the $\mathrm{V}_{\mathrm{DD}}$ level when the time base counter is reset, and changes to 1.7 V immediately after the reset state is released. Further, the $\mathrm{V}_{\text {DLL }}$ output is switched to the $\mathrm{V}_{\mathrm{DD}}$ level when ENOSC (bit 1 of FCON) is set to " 1 ", and returns to 1.7 V when ENOSC is set to " 0 ".

The $V_{D D 2}$ output of the LCD bias reference power supply is automatically switched to the $V_{D D}$ level when the time base counter is reset, and changes to the voltage ( 1.8 V to 2.4 V ) selected by the display contrast register (DSPCNT) immediately after the reset state is released.
The $\mathrm{V}_{\mathrm{DDH}}$ output of the power supply for high-speed oscillation becomes about 1.2 V after the time base counter is reset and while the high-speed oscillations have been stopped (ENOSC = "0") because it is connected via $\mathrm{V}_{\mathrm{DD} 2}$ and a diode. When the high-speed oscillations are started (ENOSC = "1"), the voltage doubler circuit starts operating and $\mathrm{V}_{\text {DDH }}$ becomes a voltage equal to about two times $\mathrm{V}_{\mathrm{DD} 2}$.


Figure 17-2 Power Supply Circuit Operation Waveforms

Appendixes

## Appendix A List of Special Function Registers

The Special Function Registers of the ML63326 are listed in Table A.
Table A Special Function Register List

| Register name | Symbol | Address | bit 3 | bit 2 | bit 1 | bit 0 | R/W | Initial value at system reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Port 0 data register | POD | O00H | P03 | P02 | P01 | POO | R | Undefined |
| Port 1 data register | P1D | 001H | - | - | P11 | P10 | R | OFH |
| Port 2 data register | P2D | 002H | P23 | P22 | P21 | P20 | R/W | OH |
| Port 3 data register | P3D | 003H | P33 | P32 | P31 | P30 | R/W | OH |
| Port 4 data register | P4D | 004H | P43 | P42 | P41 | P40 | R/W | OH |
| Port 5 data register | P5D | 005H | P53 | P52 | P51 | P50 | R/W | OH |
| Port 6 data register | P6D | 006H | P63 | P62 | P61 | P60 | R/W | OH |
| Port 7 data register | P7D | 007H | P73 | P72 | P71 | P70 | R/W | OH |
| Port 8 data register | P8D | 008H | P83 | P82 | P81 | P80 | R/W | OH |
| Port 9 data register | P9D | 009H | P93 | P92 | P91 | P90 | R/W | OH |
| Port A data register | PAD | 00AH | PA3 | PA2 | PA1 | PAO | R/W | OH |
| Port B data register | PBD | 00BH | PB3 | PB2 | PB1 | PB0 | R/W | OH |
| Port C data register | PCD | OOCH | PC3*1 | PC2 | PC1 | PCO | R/W | OH |
| Port D data register | PDD | 00DH | PD3*1 | - | PD1 | PDO | R/W | OCH |
| Port E data register | PED | OOEH | PE3 | PE2 | PE1 | PEO | R/W | OH |
| Port F data register | PFD | 00FH | PF3 | PF2 | PF1 | PFO | R/W | OH |
| Port 0 control register 0 | POCONO | 010H | P03MD | P02MD | P01MD | POOMD | R/W | OH |
| Port 0 control register 1 | POCON1 | 011H | - | - | POPUD | POF | R/W | OCH |
| Port 0 interrupt enable register | POIE | 012H | P03IE | P02IE | P01IE | POOIE | R/W | OH |
| Port 1 control register 0 | P1CONO | 013H | - | - | P11MD | P10MD | W | - |
| Reserved |  | $\begin{gathered} 014 \mathrm{H} \\ \text { to } \\ 019 \mathrm{H} \end{gathered}$ |  |  |  |  |  |  |
| Port 4 control register 0 | P4CONO | 01AH | P41MD1 | P41MD0 | P40MD1 | P40MD0 | R/W | OH |
| Port 4 control register 1 | P4CON1 | 01BH | P43MD1 | P43MD0 | P42MD1 | P42MD0 | R/W | OH |
| Port 5 control register 0 | P5CONO | 01CH | P51MD1 | P51MD0 | P50MD1 | P50MD0 | R/W | OH |
| Port 5 control register 1 | P5CON1 | 01DH | P53MD1 | P53MD0 | P52MD1 | P52MD0 | R/W | OH |
| Port 6 control register 0 | P6CONO | 01EH | P61MD1 | P61MD0 | P60MD1 | P60MD0 | R/W | OH |
| Port 6 control register 1 | P6CON1 | 01FH | P63MD1 | P63MD0 | P62MD1 | P62MD0 | R/W | OH |

Note:

[^2]Table A Special Function Register List (continued)

| Register name | Symbol | Address | bit 3 | bit 2 | bit 1 | bit 0 | R/W | Initial value at system reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Port 7 control register 0 | P7CONO | 020H | P71MD1 | P71MD0 | P70MD1 | P70MD0 | R/W | OH |
| Port 7 control register 1 | P7CON1 | 021H | P73MD1 | P73MD0 | P72MD1 | P72MD0 | R/W | OH |
| Port 47 mode register | P47M0D | 022H | P7MOD | P6MOD | P5MOD | P4MOD | R/W | OH |
| Port 8 control register 0 | P8CONO | 023H | P81MD1 | P81MD0 | P80MD1 | P80MD0 | R/W | OH |
| Reserved |  | 024H |  |  |  |  |  |  |
| Port 8 direction register | P8DIR | 025H | P83DIR | P82DIR | P81DIR | P80DIR | R/W | OH |
| Port 8 mode register | P8MOD | 026H | - | - | P81M0D | P80M0D | R/W | OCH |
| Port 9 control register 0 | P9CONO | 027H | P91MD1 | P91MD0 | P90MD1 | P90MD0 | R/W | OH |
| Port 9 control register 1 | P9CON1 | 028H | P93MD1 | P93MD0 | P92MD1 | P92MD0 | R/W | OH |
| Port 9 direction register | P9DIR | 029H | P93DIR | P92DIR | P91DIR | P90DIR | R/W | OH |
| Port A control register 0 | PACONO | 02AH | PA1MD1 | PA1MD0 | PAOMD1 | PAOMDO | R/W | OH |
| Port A control register 1 | PACON1 | 02BH | PA3MD1 | PA3MDO | PA2MD1 | PA2MDO | R/W | OH |
| Port A direction register | PADIR | 02CH | PA3DIR | PA2DIR | PA1DIR | PAODIR | R/W | OH |
| Port 9A mode register | P9AMOD | 02DH | - | - | PAMOD | P9MOD | R/W | OCH |
| Port B control register 0 | PBCONO | 02EH | PB1MD1 | PB1MD0 | PB0MD1 | PBOMDO | R/W | OH |
| Port B control register 1 | PBCON1 | 02FH | PB3MD1 | PB3MD0 | PB2MD1 | PB2MD0 | R/W | OH |
| Port B direction register | PBDIR | 030H | PB3DIR | PB2DIR | PB1DIR | PBODIR | R/W | OH |
| Port B interrupt enable register | PBIE | 031H | PB3IE | PB2IE | PB1IE | PBOIE | R/W | OH |
| Port B mode register | PBMOD | 032H | PBF | - | PB1MOD | PBOMOD | R/W | 4 H |
| Reserved |  | 033 H |  |  |  |  |  |  |
| Port C control register 1 | PCCON1 | 034H | PC3MD1 | PC3MDO | - | - | W | - |
| Port C direction register | PCDIR | 035H | PC3DIR | PC2DIR | PC1DIR | PCODIR | W | - |
| Port C interrupt enable register | PCIE | 036H | PC3IE | - | - | - | R/W | 7H |
| Port C mode register 0 | PCMODO | 037 H | - | - | - | PCF | R/W | OEH |
| Reserved |  | $\begin{aligned} & 038 \mathrm{H} \\ & 039 \mathrm{H} \\ & 03 \mathrm{AH} \\ & \hline \end{aligned}$ |  |  |  |  |  |  |
| Port D direction register | PDDIR | 03BH | PD3DIR | - | PD1DIR | PDODIR | W | - |
| Reserved |  | 03CH |  |  |  |  |  |  |
| Port E control register 0 | PECONO | 03DH | PE1MD1 | PE1MD0 | PEOMD1 | PEOMDO | R/W | OH |
| Port E control register 1 | PECON1 | 03EH | PE3MD1 | PE3MD0 | PE2MD1 | PE2MD0 | R/W | OH |
| Port E direction register | PEDIR | 03FH | PE3DIR | PE2DIR | PE1DIR | PEODIR | R/W | OH |

Table A Special Function Register List (continued)

| Register name | Symbol | Address | bit 3 | bit 2 | bit 1 | bit 0 | R/W | Initial value at system reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Port E mode register | PEMOD | 040H | PEF | PE2MOD | PE1M0D | PEOMOD | R/W | OH |
| Port F control register 0 | PFCONO | 041H | PF1MD1 | PF1MD0 | PF0MD1 | PFOMDO | R/W | OH |
| Port F control register 1 | PFCON1 | 042H | PF3MD1 | PF3MD0 | PF2MD1 | PF2MD0 | R/W | OH |
| Port F direction register | PFDIR | 043H | PF3DIR | PF2DIR | PF1DIR | PFODIR | R/W | OH |
| Port F interrupt enable register | PFIE | 044H | PF3IE | PF2IE | PF1IE | PFOIE | R/W | OH |
| Port F mode register | PEMOD | 045H | - | - | - | PFF | R/W | OEH |
| Reserved |  | $\begin{aligned} & 046 \mathrm{H} \\ & \text { to } \\ & 04 \mathrm{FH} \end{aligned}$ |  |  |  |  |  |  |
| Interrupt enable register 0 | IE0 | 050H | EVI | EXIO | EMD | - | R/W | 1H |
| Interrupt enable register 1 | IE1 | 051H | EXI5 | - | EXI3 | EXI2 | R/W | 4 H |
| Interrupt enable register 2 | IE2 | 052H | ETM3 | ETM2 | ETM1 | ETM0 | R/W | OH |
| Interrupt enable register 3 | IE3 | 053H | $\mathrm{E10Hz}$ | ESFT | - | - | R/W | 3 H |
| Interrupt enable register 4 | IE4 | 054H | E2Hz | E4Hz | E16Hz | E32Hz | R/W | OH |
| Interrupt request register 0 | IRQO | 055H | QVI | QXIO | QMD | QWDT | R/W | OH |
| Interrupt request register 1 | IRQ1 | 056H | QXI5 | - | QXI3 | QXI2 | R/W | 4 H |
| Interrupt request register 2 | IRQ2 | 057H | QTM3 | QTM2 | QTM1 | QTM0 | R/W | OH |
| Interrupt request register 3 | IRQ3 | 058H | Q10Hz | QSFT | - | - | R/W | 3 H |
| Interrupt request register 4 | IRQ4 | 059H | Q2Hz | Q4Hz | Q16Hz | Q32Hz | R/W | OH |
| Reserved |  | $\begin{aligned} & 05 \mathrm{AH} \\ & \text { to } \\ & 05 \mathrm{FH} \end{aligned}$ |  |  |  |  |  |  |
| Time base counter register 0 | TBCR0 | 060H | 16 Hz | 32 Hz | 64 Hz | 128 Hz | R/W | OH |
| Time base counter register 1 | TBCR1 | 061H | 1 Hz | 2 Hz | 4 Hz | 8Hz | R/W | OH |
| Frequency control register | FCON | 062H | - | OSCSEL | ENOSC | CPUCLK | R/W | 8H |
| Reserved |  | 063H |  |  |  |  |  |  |
| 100 Hz timer counter register | T100CR | 064H | 100 C 3 | 100C2 | 100C1 | 100 CO | R/W | Undefined |
| 10 Hz timer counter register | T10CR | 065H | $10 \mathrm{C3}$ | 10 C 2 | 10C1 | 10 CO | R/W | OH |
| 100 Hz timer counter control register | T100CON | 066H | - | - | - | ECNT | R/W | OEH |
| Reserved |  | 067H |  |  |  |  |  |  |
| Timer 0 data register L | TMODL | 068H | T0D3 | T0D2 | T0D1 | TODO | R/W | OH |
| Timer 0 data register H | TMODH | 069H | TOD7 | TOD6 | TOD5 | T0D4 | R/W | OH |
| Timer 1 data register L | TM1DL | 06AH | T1D3 | T1D2 | T1D1 | T1D0 | R/W | OH |
| Timer 1 data register H | TM1DH | 06BH | T1D7 | T1D6 | T1D5 | T1D4 | R/W | OH |
| Timer 0 counter register L | TMOCL | 06CH | T0C3 | TOC2 | TOC1 | TOCO | R/W | OH |
| Timer 0 counter register H | TMOCH | 06DH | T0C7 | T0C6 | T0C5 | T0C4 | R/W | OH |
| Timer 1 counter register L | TM1CL | 06EH | T1C3 | T1C2 | T1C1 | T1C0 | R/W | OH |
| Timer 1 counter register H | TM1CH | 06FH | T1C7 | T1C6 | T1C5 | T1C4 | R/W | OH |

Table A Special Function Register List (continued)

| Register name | Symbol | Address | bit 3 | bit 2 | bit 1 | bit 0 | R/W | Initial value at system reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Timer 0 control register 0 | TMOCONO | 070H | - | FMEASO | TMOECAP | TMORUN | R/W | 8H |
| Timer 0 control register 1 | TMOCON1 | 071H | - | - | TMOCL1 | TMOCLO | R/W | OCH |
| Timer 1 control register 0 | TM1CON0 | 072H | - | - | TM1ECAP | TM1RUN | R/W | OCH |
| Timer 1 control register 1 | TM1CON1 | 073H | - | - | TM1CL1 | TM1CLO | R/W | OCH |
| Timer 0 status register | TMOSTAT | 074H | - | - | TMOCAP | TM00VF | R | OCH |
| Timer 1 status register | TM1STAT | 075H | - | - | TM1CAP | TM10VF | R | OCH |
| Timer 2 data register L | TM2DL | 076H | T2D3 | T2D2 | T2D1 | T2D0 | R/W | OH |
| Timer 2 data register H | TM2DH | 077H | T2D7 | T2D6 | T2D5 | T2D4 | R/W | OH |
| Timer 3 data register L | TM3DL | 078H | T3D3 | T3D2 | T3D1 | T3D0 | R/W | OH |
| Timer 3 data register H | TM3DH | 079H | T3D7 | T3D6 | T3D5 | T3D4 | R/W | OH |
| Timer 2 counter register L | TM2CL | 07AH | T2C3 | T2C2 | T2C1 | T2C0 | R/W | OH |
| Timer 2 counter register H | TM2CH | 07BH | T2C7 | T2C6 | T2C5 | T2C4 | R/W | OH |
| Timer 3 counter register L | TM3CL | 07CH | T3C3 | T3C2 | T3C1 | T3C0 | R/W | OH |
| Timer 3 counter register H | тM3CH | 07DH | T3C7 | T3C6 | T3C5 | T3C4 | R/W | OH |
| Timer 2 control register 0 | TM2CONO | 07EH | - | FMEAS2 | - | tM2RUN | R/W | OAH |
| Timer 2 control register 1 | TM2CON1 | 07FH | - | - | TM2CL1 | TM2CLO | R/W | OCH |
| Timer 3 control register 0 | TM3CON0 | 080H | - | - | - | TM3RUN | R/W | OEH |
| Timer 3 control register 1 | TM3CON1 | 081H | - | - | TM3CL1 | TM3CL0 | R/W | OCH |
| Timer 2 status register | TM2STAT | 082H | - | - | - | TM20VF | R | OEH |
| Timer 3 status register | TM3STAT | 083H | - | - | - | TM30VF | R | OEH |
| Reserved |  | $\begin{gathered} 084 \mathrm{H} \\ \text { to } \\ 08 \mathrm{FH} \end{gathered}$ |  |  |  |  |  |  |
| Display control register 0 | DSPCONO | 090H | BISEL | PDWN | ALLON | LCDON | R/W | OH |
| Display control register 1 | DSPCON1 | 091H | DT3 | DT2 | DT1 | DTO | R/W | OH |
| Display contrast register | DSPCNT | 092H | CN3 | CN2 | CN1 | CNO | R/W | OH |
| Reserved |  | 093H |  |  |  |  |  |  |
| Battery low detect control register | BLDCON | 094H | BLDF | ENBL | LD1 | LDO | R/W | OH |
| Reserved |  | 095H |  |  |  |  |  |  |
| Tempo register | TEMPO | 096H | TMP3 | TMP2 | TMP1 | TMP0 | R/W | OH |
| Melody driver control register | MDCON | 097H | MSF | EMBD | MBM1 | MBMO | R/W | OH |
| Reserved |  | $\begin{aligned} & \text { 098H } \\ & \text { to } \\ & 09 \mathrm{EH} \end{aligned}$ |  |  |  |  |  |  |
| Watchdog timer control register | WDTCON | 09FH | d3 | d2 | d1 | d0 | W | - |

Table A Special Function Register List (continued)

| Register name | Symbol | Address | bit 3 | bit 2 | bit 1 | bit 0 | R/W | Initial value at system reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Shift register L | SFTRL | OAOH | SD3 | SD2 | SD1 | SD0 | R/W | OH |
| Shift register H | SFTRH | 0A1H | SD7 | SD6 | SD5 | SD4 | R/W | OH |
| Shift register control register 0 | SFTCONO | OA 2 H | - | SDIR | SELCK1 | SELCKO | R/W | 8H |
| Shift register control register 1 | SFTCON1 | OA3H | - | - | - | ENTR | R/W | OEH |
| Reserved |  | $\begin{aligned} & \text { 0A4H } \\ & \text { to } \\ & 0 \mathrm{~F} 1 \mathrm{H} \end{aligned}$ |  |  |  |  |  |  |
| RA register 0 | RAO | OF2H | a3 | a2 | a1 | a0 | R/W | OH |
| RA register 1 | RA1 | OF3H | a7 | a6 | a5 | a4 | R/W | OH |
| RA register 2 | RA2 | 0F4H | a11 | a10 | a9 | a8 | R/W | OH |
| RA register 3 | RA3 | 0F5H | a15 | a14 | a13 | a12 | R/W | OH |
| Register stack pointer | RSP | 0F6H | rsp3 | rsp2 | rsp1 | rsp0 | R/W | OH |
| Stack pointer | SP | 0F7H | sp3 | sp2 | sp1 | sp0 | R | OH |
| Reserved |  | OF8H |  |  |  |  |  |  |
| Y register | Y | OF9H | y3 | y2 | y1 | y0 | R/W | OH |
| X register | X | OFAH | x3 | $\times 2$ | x1 | x0 | R/W | OH |
| L register | L | OFBH | 13 | 12 | 11 | 10 | R/W | OH |
| H register | H | OFCH | h3 | h2 | h1 | ho | R/W | OH |
| Current bank register | CBR | OFDH | c3 | c2 | c1 | c0 | R/W | OH |
| Extra bank register | EBR | OFEH | e3 | e2 | e1 | e0 | R/W | OH |
| Master interrupt enable flag register | MIEF | OFFH | - | - | - | MIE | R | OEH |

Table A Special Function Register List (continued)

| Register name | Symbol | Address | Segment | bit 3 | bit 2 | bit 1 | bit 0 | R/W | Initial value at system reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Display register 0 | DSPRO | 100H | SEGO | COM4 | COM3 | COM2 | COM1 | R/W | Undefined |
| Display register 1 | DSPR1 | 101H |  | COM8 | COM7 | COM6 | COM5 | R/W | Undefined |
| Display register 2 | DSPR2 | 102 H |  | COM12 | COM11 | COM10 | COM9 | R/W | Undefined |
| Display register 3 | DSPR3 | 103H |  | COM16 | COM15 | COM14 | COM13 | R/W | Undefined |
| Display register 4 | DSPR4 | 104H | SEG1 | COM4 | COM3 | COM2 | COM1 | R/W | Undefined |
| Display register 5 | DSPR5 | 105H |  | COM8 | COM7 | COM6 | COM5 | R/W | Undefined |
| Display register 6 | DSPR6 | 106H |  | COM12 | COM11 | COM10 | COM9 | R/W | Undefined |
| Display register 7 | DSPR7 | 107H |  | COM16 | COM15 | COM14 | COM13 | R/W | Undefined |
| Display register 8 | DSPR8 | 108H | SEG2 | COM4 | COM3 | COM2 | COM1 | R/W | Undefined |
| Display register 9 | DSPR9 | 109H |  | COM8 | COM7 | COM6 | COM5 | R/W | Undefined |
| Display register 10 | DSPR10 | 10AH |  | COM12 | COM11 | COM10 | COM9 | R/W | Undefined |
| Display register 11 | DSPR11 | 10BH |  | COM16 | COM15 | COM14 | COM13 | R/W | Undefined |
| Display register 12 | DSPR12 | 10CH | SEG3 | COM4 | COM3 | COM2 | COM1 | R/W | Undefined |
| Display register 13 | DSPR13 | 10DH |  | COM8 | COM7 | COM6 | COM5 | R/W | Undefined |
| Display register 14 | DSPR14 | 10EH |  | COM12 | COM11 | COM10 | COM9 | R/W | Undefined |
| Display register 15 | DSPR15 | 10FH |  | COM16 | COM15 | COM14 | COM13 | R/W | Undefined |
| Display register 16 | DSPR16 | 110 H | SEG4 | COM4 | COM3 | COM2 | COM1 | R/W | Undefined |
| Display register 17 | DSPR17 | 111H |  | COM8 | COM7 | COM6 | COM5 | R/W | Undefined |
| Display register 18 | DSPR18 | 112 H |  | COM12 | COM11 | COM10 | COM9 | R/W | Undefined |
| Display register 19 | DSPR19 | 113 H |  | COM16 | COM15 | COM14 | COM13 | R/W | Undefined |
| Display register 20 | DSPR20 | 114 H | SEG5 | COM4 | COM3 | COM2 | COM1 | R/W | Undefined |
| Display register 21 | DSPR21 | 115 H |  | COM8 | COM7 | COM6 | COM5 | R/W | Undefined |
| Display register 22 | DSPR22 | 116H |  | COM12 | COM11 | COM10 | COM9 | R/W | Undefined |
| Display register 23 | DSPR23 | 117H |  | COM16 | COM15 | COM14 | COM13 | R/W | Undefined |
| Display register 24 | DSPR24 | 118 H | SEG6 | COM4 | COM3 | COM2 | COM1 | R/W | Undefined |
| Display register 25 | DSPR25 | 119 H |  | COM8 | COM7 | COM6 | COM5 | R/W | Undefined |
| Display register 26 | DSPR26 | 11 AH |  | COM12 | COM11 | COM10 | COM9 | R/W | Undefined |
| Display register 27 | DSPR27 | 11BH |  | COM16 | COM15 | COM14 | COM13 | R/W | Undefined |
| Display register 28 | DSPR28 | 11CH | SEG7 | COM4 | COM3 | COM2 | COM1 | R/W | Undefined |
| Display register 29 | DSPR29 | 11DH |  | COM8 | COM7 | COM6 | COM5 | R/W | Undefined |
| Display register 30 | DSPR30 | 11EH |  | COM12 | COM11 | COM10 | COM9 | R/W | Undefined |
| Display register 31 | DSPR31 | 11FH |  | COM16 | COM15 | COM14 | COM13 | R/W | Undefined |
| Display register 32 | DSPR32 | 120 H | SEG8 | COM4 | COM3 | COM2 | COM1 | R/W | Undefined |
| Display register 33 | DSPR33 | 121H |  | COM8 | COM7 | COM6 | COM5 | R/W | Undefined |
| Display register 34 | DSPR34 | 122 H |  | COM12 | COM11 | COM10 | COM9 | R/W | Undefined |
| Display register 35 | DSPR35 | 123 H |  | COM16 | COM15 | COM14 | COM13 | R/W | Undefined |

Table A Special Function Register List (continued)

| Register name | Symbol | Address | Segment | bit 3 | bit 2 | bit 1 | bit 0 | R/W | Initial value at system reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Display register 36 | DSPR36 | 124H | SEG9 | COM4 | COM3 | COM2 | COM1 | R/W | Undefined |
| Display register 37 | DSPR37 | 125H |  | COM8 | COM7 | C0M6 | C0M5 | R/W | Undefined |
| Display register 38 | DSPR38 | 126H |  | C0M12 | C0M11 | C0M10 | COM9 | R/W | Undefined |
| Display register 39 | DSPR39 | 127H |  | C0M16 | C0M15 | COM14 | COM13 | R/W | Undefined |
| Display register 40 | DSPR40 | 128 H | SEG10 | COM4 | COM3 | COM2 | COM1 | R/W | Undefined |
| Display register 41 | DSPR41 | 129 H |  | COM8 | COM7 | C0M6 | COM5 | R/W | Undefined |
| Display register 42 | DSPR42 | 12AH |  | COM12 | COM11 | COM10 | COM9 | R/W | Undefined |
| Display register 43 | DSPR43 | 12BH |  | COM16 | C0M15 | COM14 | COM13 | R/W | Undefined |
| Display register 44 | DSPR44 | 12 CH | SEG11 | COM4 | COM3 | COM2 | COM1 | R/W | Undefined |
| Display register 45 | DSPR45 | 12DH |  | COM8 | COM7 | C0M6 | C0M5 | R/W | Undefined |
| Display register 46 | DSPR46 | 12EH |  | COM12 | C0M11 | C0M10 | COM9 | R/W | Undefined |
| Display register 47 | DSPR47 | 12FH |  | COM16 | C0M15 | COM14 | COM13 | R/W | Undefined |
| Display register 48 | DSPR48 | 130 H | SEG12 | COM4 | COM3 | COM2 | COM1 | R/W | Undefined |
| Display register 49 | DSPR49 | 131H |  | COM8 | COM7 | C0M6 | C0M5 | R/W | Undefined |
| Display register 50 | DSPR50 | 132 H |  | COM12 | COM11 | COM10 | COM9 | R/W | Undefined |
| Display register 51 | DSPR51 | 133H |  | C0M16 | C0M15 | COM14 | C0M13 | R/W | Undefined |
| Display register 52 | DSPR52 | 134H | SEG13 | COM4 | COM3 | COM2 | COM1 | R/W | Undefined |
| Display register 53 | DSPR53 | 135H |  | COM8 | COM7 | C0M6 | COM5 | R/W | Undefined |
| Display register 54 | DSPR54 | 136 H |  | COM12 | C0M11 | COM10 | COM9 | R/W | Undefined |
| Display register 55 | DSPR55 | 137H |  | COM16 | C0M15 | COM14 | COM13 | R/W | Undefined |
| Display register 56 | DSPR56 | 138 H | SEG14 | COM4 | COM3 | COM2 | COM1 | R/W | Undefined |
| Display register 57 | DSPR57 | 139 H |  | COM8 | COM7 | C0M6 | C0M5 | R/W | Undefined |
| Display register 58 | DSPR58 | 13AH |  | COM12 | C0M11 | C0M10 | COM9 | R/W | Undefined |
| Display register 59 | DSPR59 | 13BH |  | COM16 | C0M15 | COM14 | COM13 | R/W | Undefined |
| Display register 60 | DSPR60 | 13 CH | SEG15 | COM4 | COM3 | COM2 | COM1 | R/W | Undefined |
| Display register 61 | DSPR61 | 13DH |  | COM8 | COM7 | COM6 | COM5 | R/W | Undefined |
| Display register 62 | DSPR62 | 13EH |  | C0M12 | C0M11 | COM10 | COM9 | R/W | Undefined |
| Display register 63 | DSPR63 | 13FH |  | C0M16 | C0M15 | COM14 | COM13 | R/W | Undefined |
| Display register 64 | DSPR64 | 140 H | SEG16 | COM4 | COM3 | COM2 | C0M1 | R/W | Undefined |
| Display register 65 | DSPR65 | 141H |  | COM8 | COM7 | COM6 | COM5 | R/W | Undefined |
| Display register 66 | DSPR66 | 142 H |  | COM12 | C0M11 | C0M10 | COM9 | R/W | Undefined |
| Display register 67 | DSPR67 | 143H |  | COM16 | C0M15 | COM14 | COM13 | R/W | Undefined |
| Display register 68 | DSPR68 | 144H | SEG17 | COM4 | COM3 | COM2 | COM1 | R/W | Undefined |
| Display register 69 | DSPR69 | 145H |  | COM8 | COM7 | C0M6 | COM5 | R/W | Undefined |
| Display register 70 | DSPR70 | 146H |  | COM12 | C0M11 | COM10 | COM9 | R/W | Undefined |
| Display register 71 | DSPR71 | 147H |  | COM16 | C0M15 | COM14 | COM13 | R/W | Undefined |

Table A Special Function Register List (continued)

| Register name | Symbol | Address | Segment | bit 3 | bit 2 | bit 1 | bit 0 | R/W | Initial value at system reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Display register 72 | DSPR72 | 148 H | SEG18 | COM4 | COM3 | COM2 | COM1 | R/W | Undefined |
| Display register 73 | DSPR73 | 149 H |  | COM8 | COM7 | COM6 | COM5 | R/W | Undefined |
| Display register 74 | DSPR74 | 14AH |  | COM12 | COM11 | COM10 | COM9 | R/W | Undefined |
| Display register 75 | DSPR75 | 14BH |  | COM16 | COM15 | COM14 | COM13 | R/W | Undefined |
| Display register 76 | DSPR76 | 14 CH | SEG19 | COM4 | COM3 | COM2 | COM1 | R/W | Undefined |
| Display register 77 | DSPR77 | 14DH |  | COM8 | COM7 | COM6 | COM5 | R/W | Undefined |
| Display register 78 | DSPR78 | 14EH |  | COM12 | COM11 | COM10 | COM9 | R/W | Undefined |
| Display register 79 | DSPR79 | 14FH |  | COM16 | COM15 | COM14 | COM13 | R/W | Undefined |
| Display register 80 | DSPR80 | 150 H | SEG20 | COM4 | COM3 | COM2 | COM1 | R/W | Undefined |
| Display register 81 | DSPR81 | 151H |  | COM8 | COM7 | COM6 | COM5 | R/W | Undefined |
| Display register 82 | DSPR82 | 152 H |  | COM12 | COM11 | COM10 | COM9 | R/W | Undefined |
| Display register 83 | DSPR83 | 153H |  | COM16 | COM15 | COM14 | COM13 | R/W | Undefined |
| Display register 84 | DSPR84 | 154H | SEG21 | COM4 | COM3 | COM2 | COM1 | R/W | Undefined |
| Display register 85 | DSPR85 | 155H |  | COM8 | COM7 | COM6 | COM5 | R/W | Undefined |
| Display register 86 | DSPR86 | 156 H |  | COM12 | COM11 | COM10 | COM9 | R/W | Undefined |
| Display register 87 | DSPR87 | 157 H |  | COM16 | COM15 | COM14 | COM13 | R/W | Undefined |
| Display register 88 | DSPR88 | 158H | SEG22 | COM4 | COM3 | COM2 | COM1 | R/W | Undefined |
| Display register 89 | DSPR89 | 159H |  | COM8 | COM7 | COM6 | COM5 | R/W | Undefined |
| Display register 90 | DSPR90 | 15AH |  | COM12 | COM11 | COM10 | COM9 | R/W | Undefined |
| Display register 91 | DSPR91 | 15BH |  | COM16 | COM15 | COM14 | COM13 | R/W | Undefined |
| Display register 92 | DSPR92 | 15CH | SEG23 | COM4 | COM3 | COM2 | COM1 | R/W | Undefined |
| Display register 93 | DSPR93 | 15DH |  | COM8 | COM7 | COM6 | COM5 | R/W | Undefined |
| Display register 94 | DSPR94 | 15EH |  | COM12 | COM11 | COM10 | COM9 | R/W | Undefined |
| Display register 95 | DSPR95 | 15FH |  | COM16 | COM15 | COM14 | COM13 | R/W | Undefined |
| Display register 96 | DSPR96 | 160H | SEG24 | COM4 | COM3 | COM2 | COM1 | R/W | Undefined |
| Display register 97 | DSPR97 | 161H |  | COM8 | COM7 | COM6 | COM5 | R/W | Undefined |
| Display register 98 | DSPR98 | 162 H |  | COM12 | COM11 | COM10 | COM9 | R/W | Undefined |
| Display register 99 | DSPR99 | 163 H |  | COM16 | COM15 | COM14 | COM13 | R/W | Undefined |
| Display register 100 | DSPR100 | 164 H | SEG25 | COM4 | COM3 | COM2 | COM1 | R/W | Undefined |
| Display register 101 | DSPR101 | 165H |  | COM8 | COM7 | COM6 | COM5 | R/W | Undefined |
| Display register 102 | DSPR102 | 166H |  | COM12 | COM11 | COM10 | COM9 | R/W | Undefined |
| Display register 103 | DSPR103 | 167H |  | COM16 | COM15 | COM14 | COM13 | R/W | Undefined |
| Display register 104 | DSPR104 | 168 H | SEG26 | COM4 | COM3 | COM2 | COM1 | R/W | Undefined |
| Display register 105 | DSPR105 | 169 H |  | COM8 | COM7 | COM6 | COM5 | R/W | Undefined |
| Display register 106 | DSPR106 | 16AH |  | COM12 | COM11 | COM10 | COM9 | R/W | Undefined |
| Display register 107 | DSPR107 | 16BH |  | COM16 | COM15 | COM14 | COM13 | R/W | Undefined |

Table A Special Function Register List (continued)

| Register name | Symbol | Address | Segment | bit 3 | bit 2 | bit 1 | bit 0 | R/W | Initial value at system reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Display register 108 | DSPR108 | 16CH | SEG27 | COM4 | COM3 | COM2 | COM1 | R/W | Undefined |
| Display register 109 | DSPR109 | 16DH |  | COM8 | COM7 | COM6 | COM5 | R/W | Undefined |
| Display register 110 | DSPR110 | 16EH |  | COM12 | COM11 | COM10 | COM9 | R/W | Undefined |
| Display register 111 | DSPR111 | 16FH |  | COM16 | COM15 | COM14 | COM13 | R/W | Undefined |
| Display register 112 | DSPR112 | 170H | SEG28 | COM4 | COM3 | COM2 | COM1 | R/W | Undefined |
| Display register 113 | DSPR113 | 171H |  | COM8 | COM7 | COM6 | COM5 | R/W | Undefined |
| Display register 114 | DSPR114 | 172 H |  | COM12 | COM11 | COM10 | COM9 | R/W | Undefined |
| Display register 115 | DSPR115 | 173H |  | COM16 | COM15 | COM14 | COM13 | R/W | Undefined |
| Display register 116 | DSPR116 | 174H | SEG29 | COM4 | COM3 | COM2 | COM1 | R/W | Undefined |
| Display register 117 | DSPR117 | 175H |  | COM8 | COM7 | COM6 | COM5 | R/W | Undefined |
| Display register 118 | DSPR118 | 176H |  | COM12 | COM11 | COM10 | COM9 | R/W | Undefined |
| Display register 119 | DSPR119 | 177H |  | COM16 | COM15 | COM14 | COM13 | R/W | Undefined |
| Display register 120 | DSPR120 | 178H | SEG30 | COM4 | COM3 | COM2 | COM1 | R/W | Undefined |
| Display register 121 | DSPR121 | 179 H |  | COM8 | COM7 | COM6 | COM5 | R/W | Undefined |
| Display register 122 | DSPR122 | 17AH |  | COM12 | COM11 | COM10 | COM9 | R/W | Undefined |
| Display register 123 | DSPR123 | 17BH |  | COM16 | COM15 | COM14 | COM13 | R/W | Undefined |
| Display register 124 | DSPR124 | 17CH | SEG31 | COM4 | COM3 | COM2 | COM1 | R/W | Undefined |
| Display register 125 | DSPR125 | 17DH |  | COM8 | COM7 | COM6 | COM5 | R/W | Undefined |
| Display register 126 | DSPR126 | 17EH |  | COM12 | COM11 | COM10 | COM9 | R/W | Undefined |
| Display register 127 | DSPR127 | 17FH |  | COM16 | COM15 | COM14 | COM13 | R/W | Undefined |
| Display register 128 | DSPR128 | 180H | SEG32 | COM4 | COM3 | COM2 | COM1 | R/W | Undefined |
| Display register 129 | DSPR129 | 181H |  | COM8 | COM7 | COM6 | COM5 | R/W | Undefined |
| Display register 130 | DSPR130 | 182 H |  | COM12 | COM11 | COM10 | COM9 | R/W | Undefined |
| Display register 131 | DSPR131 | 183H |  | COM16 | COM15 | COM14 | COM13 | R/W | Undefined |
| Display register 132 | DSPR132 | 184H | SEG33 | COM4 | COM3 | COM2 | COM1 | R/W | Undefined |
| Display register 133 | DSPR133 | 185H |  | COM8 | COM7 | COM6 | COM5 | R/W | Undefined |
| Display register 134 | DSPR134 | 186H |  | COM12 | COM11 | COM10 | COM9 | R/W | Undefined |
| Display register 135 | DSPR135 | 187H |  | COM16 | COM15 | COM14 | COM13 | R/W | Undefined |
| Display register 136 | DSPR136 | 188H | SEG34 | COM4 | COM3 | COM2 | COM1 | R/W | Undefined |
| Display register 137 | DSPR137 | 189H |  | COM8 | COM7 | COM6 | COM5 | R/W | Undefined |
| Display register 138 | DSPR138 | 18AH |  | COM12 | COM11 | COM10 | COM9 | R/W | Undefined |
| Display register 139 | DSPR139 | 18BH |  | COM16 | COM15 | COM14 | COM13 | R/W | Undefined |
| Display register 140 | DSPR140 | 18CH | SEG35 | COM4 | COM3 | COM2 | COM1 | R/W | Undefined |
| Display register 141 | DSPR141 | 18DH |  | COM8 | COM7 | COM6 | COM5 | R/W | Undefined |
| Display register 142 | DSPR142 | 18EH |  | COM12 | COM11 | COM10 | COM9 | R/W | Undefined |
| Display register 143 | DSPR143 | 18FH |  | COM16 | COM15 | COM14 | COM13 | R/W | Undefined |

Table A Special Function Register List (continued)

| Register name | Symbol | Address | Segment | bit 3 | bit 2 | bit 1 | bit 0 | R/W | Initial value at system reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Display register 144 | DSPR144 | 190 H | SEG36 | COM4 | COM3 | COM2 | COM1 | R/W | Undefined |
| Display register 145 | DSPR145 | 191H |  | COM8 | COM7 | COM6 | COM5 | R/W | Undefined |
| Display register 146 | DSPR146 | 192H |  | COM12 | C0M11 | C0M10 | COM9 | R/W | Undefined |
| Display register 147 | DSPR147 | 193H |  | COM16 | C0M15 | COM14 | COM13 | R/W | Undefined |
| Display register 148 | DSPR148 | 194H | SEG37 | COM4 | COM3 | COM2 | COM1 | R/W | Undefined |
| Display register 149 | DSPR149 | 195H |  | COM8 | COM7 | COM6 | COM5 | R/W | Undefined |
| Display register 150 | DSPR150 | 196H |  | COM12 | C0M11 | C0M10 | COM9 | R/W | Undefined |
| Display register 151 | DSPR151 | 197H |  | COM16 | C0M15 | COM14 | COM13 | R/W | Undefined |
| Display register 152 | DSPR152 | 198H | SEG38 | COM4 | COM3 | COM2 | COM1 | R/W | Undefined |
| Display register 153 | DSPR153 | 199H |  | COM8 | COM7 | COM6 | COM5 | R/W | Undefined |
| Display register 154 | DSPR154 | 19AH |  | COM12 | C0M11 | COM10 | COM9 | R/W | Undefined |
| Display register 155 | DSPR155 | 19BH |  | COM16 | COM15 | COM14 | COM13 | R/W | Undefined |
| Display register 156 | DSPR156 | 19CH | SEG39 | COM4 | COM3 | COM2 | COM1 | R/W | Undefined |
| Display register 157 | DSPR157 | 19DH |  | COM8 | COM7 | COM6 | COM5 | R/W | Undefined |
| Display register 158 | DSPR158 | 19EH |  | COM12 | C0M11 | C0M10 | COM9 | R/W | Undefined |
| Display register 159 | DSPR159 | 19FH |  | COM16 | C0M15 | COM14 | COM13 | R/W | Undefined |
| Display register 160 | DSPR160 | 1 AOH | SEG40 | COM4 | COM3 | COM2 | COM1 | R/W | Undefined |
| Display register 161 | DSPR161 | 1A1H |  | COM8 | COM7 | COM6 | COM5 | R/W | Undefined |
| Display register 162 | DSPR162 | 1A2H |  | COM12 | C0M11 | C0M10 | COM9 | R/W | Undefined |
| Display register 163 | DSPR163 | 1A3H |  | COM16 | C0M15 | COM14 | COM13 | R/W | Undefined |
| Display register 164 | DSPR164 | 1A4H | SEG41 | COM4 | COM3 | COM2 | COM1 | R/W | Undefined |
| Display register 165 | DSPR165 | 1A5H |  | COM8 | COM7 | COM6 | COM5 | R/W | Undefined |
| Display register 166 | DSPR166 | 1A6H |  | COM12 | COM11 | COM10 | COM9 | R/W | Undefined |
| Display register 167 | DSPR167 | 1A7H |  | COM16 | COM15 | COM14 | COM13 | R/W | Undefined |
| Display register 168 | DSPR168 | 1A8H | SEG42 | COM4 | COM3 | COM2 | COM1 | R/W | Undefined |
| Display register 169 | DSPR169 | $1 \mathrm{A9H}$ |  | COM8 | COM7 | COM6 | COM5 | R/W | Undefined |
| Display register 170 | DSPR170 | 1AAH |  | COM12 | COM11 | COM10 | COM9 | R/W | Undefined |
| Display register 171 | DSPR171 | 1ABH |  | COM16 | C0M15 | C0M14 | COM13 | R/W | Undefined |
| Display register 172 | DSPR172 | 1ACH | SEG43 | COM4 | COM3 | COM2 | COM1 | R/W | Undefined |
| Display register 173 | DSPR173 | 1ADH |  | COM8 | COM7 | COM6 | COM5 | R/W | Undefined |
| Display register 174 | DSPR174 | 1AEH |  | COM12 | C0M11 | C0M10 | COM9 | R/W | Undefined |
| Display register 175 | DSPR175 | 1AFH |  | COM16 | COM15 | COM14 | COM13 | R/W | Undefined |
| Display register 176 | DSPR176 | 1 BOH | SEG44 | COM4 | COM3 | COM2 | COM1 | R/W | Undefined |
| Display register 177 | DSPR177 | 1B1H |  | COM8 | COM7 | COM6 | COM5 | R/W | Undefined |
| Display register 178 | DSPR178 | 182H |  | COM12 | COM11 | C0M10 | COM9 | R/W | Undefined |
| Display register 179 | DSPR179 | 1B3H |  | COM16 | C0M15 | COM14 | COM13 | R/W | Undefined |

Table A Special Function Register List (continued)

| Register name | Symbol | Address | Segment | bit 3 | bit 2 | bit 1 | bit 0 | R/W | Initial value at system reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Display register 180 | DSPR180 | 1B4H | SEG45 | COM4 | COM3 | COM2 | COM1 | R/W | Undefined |
| Display register 181 | DSPR181 | 185H |  | COM8 | COM7 | COM6 | COM5 | R/W | Undefined |
| Display register 182 | DSPR182 | 186H |  | COM12 | COM11 | COM10 | COM9 | R/W | Undefined |
| Display register 183 | DSPR183 | 187H |  | COM16 | COM15 | COM14 | COM13 | R/W | Undefined |
| Display register 184 | DSPR184 | 188H | SEG46 | COM4 | COM3 | COM2 | COM1 | R/W | Undefined |
| Display register 185 | DSPR185 | 189H |  | COM8 | COM7 | COM6 | COM5 | R/W | Undefined |
| Display register 186 | DSPR186 | 1BAH |  | COM12 | COM11 | COM10 | COM9 | R/W | Undefined |
| Display register 187 | DSPR187 | 1BBH |  | COM16 | COM15 | COM14 | COM13 | R/W | Undefined |
| Display register 188 | DSPR188 | 1BCH | SEG47 | COM4 | COM3 | COM2 | COM1 | R/W | Undefined |
| Display register 189 | DSPR189 | 1BDH |  | COM8 | COM7 | COM6 | COM5 | R/W | Undefined |
| Display register 190 | DSPR190 | 1BEH |  | COM12 | COM11 | COM10 | COM9 | R/W | Undefined |
| Display register 191 | DSPR191 | 1BFH |  | COM16 | COM15 | COM14 | COM13 | R/W | Undefined |
| Display register 192 | DSPR192 | 1 COH | SEG48 | COM4 | COM3 | COM2 | COM1 | R/W | Undefined |
| Display register 193 | DSPR193 | 1C1H |  | COM8 | COM7 | COM6 | COM5 | R/W | Undefined |
| Display register 194 | DSPR194 | 1 C 2 H |  | COM12 | COM11 | COM10 | COM9 | R/W | Undefined |
| Display register 195 | DSPR195 | 1 C 3 H |  | COM16 | COM15 | COM14 | COM13 | R/W | Undefined |
| Display register 196 | DSPR196 | 1-4H | SEG49 | COM4 | COM3 | COM2 | COM1 | R/W | Undefined |
| Display register 197 | DSPR197 | 1-5H |  | COM8 | COM7 | COM6 | COM5 | R/W | Undefined |
| Display register 198 | DSPR198 | 166H |  | COM12 | COM11 | COM10 | COM9 | R/W | Undefined |
| Display register 199 | DSPR199 | 1C7H |  | COM16 | COM15 | COM14 | COM13 | R/W | Undefined |
| Display register 200 | DSPR200 | 1 C 8 H | SEG50 | COM4 | COM3 | COM2 | COM1 | R/W | Undefined |
| Display register 201 | DSPR201 | $1 \mathrm{C9H}$ |  | COM8 | COM7 | COM6 | COM5 | R/W | Undefined |
| Display register 202 | DSPR202 | 1САН |  | COM12 | COM11 | COM10 | COM9 | R/W | Undefined |
| Display register 203 | DSPR203 | 1CBH |  | COM16 | COM15 | COM14 | COM13 | R/W | Undefined |
| Display register 204 | DSPR204 | 1CCH | SEG51 | COM4 | COM3 | COM2 | COM1 | R/W | Undefined |
| Display register 205 | DSPR205 | 1CDH |  | COM8 | COM7 | COM6 | COM5 | R/W | Undefined |
| Display register 206 | DSPR206 | 1CEH |  | COM12 | COM11 | COM10 | COM9 | R/W | Undefined |
| Display register 207 | DSPR207 | 1CFH |  | COM16 | COM15 | COM14 | COM13 | R/W | Undefined |
| Display register 208 | DSPR208 | 1DOH | SEG52 | COM4 | COM3 | COM2 | COM1 | R/W | Undefined |
| Display register 209 | DSPR209 | 1D1H |  | COM8 | COM7 | COM6 | COM5 | R/W | Undefined |
| Display register 210 | DSPR210 | 1D2H |  | COM12 | COM11 | COM10 | COM9 | R/W | Undefined |
| Display register 211 | DSPR211 | 1D3H |  | COM16 | COM15 | COM14 | COM13 | R/W | Undefined |
| Display register 212 | DSPR212 | 104H | SEG53 | COM4 | COM3 | COM2 | COM1 | R/W | Undefined |
| Display register 213 | DSPR213 | 1D5H |  | COM8 | COM7 | COM6 | COM5 | R/W | Undefined |
| Display register 214 | DSPR214 | 1D6H |  | COM12 | COM11 | COM10 | COM9 | R/W | Undefined |
| Display register 215 | DSPR215 | 1D7H |  | COM16 | COM15 | COM14 | COM13 | R/W | Undefined |

Table A Special Function Register List (continued)

| Register name | Symbol | Address | Segment | bit 3 | bit 2 | bit 1 | bit 0 | R/W | Initial value at system reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Display register 216 | DSPR216 | 1D8H | SEG54 | COM4 | COM3 | COM2 | COM1 | R/W | Undefined |
| Display register 217 | DSPR217 | 109H |  | COM8 | COM7 | COM6 | COM5 | R/W | Undefined |
| Display register 218 | DSPR218 | 1DAH |  | COM12 | COM11 | COM10 | COM9 | R/W | Undefined |
| Display register 219 | DSPR219 | 1DBH |  | COM16 | COM15 | COM14 | COM13 | R/W | Undefined |
| Display register 220 | DSPR220 | 1DCH | SEG55 | COM4 | COM3 | COM2 | COM1 | R/W | Undefined |
| Display register 221 | DSPR221 | 1DDH |  | COM8 | COM7 | COM6 | COM5 | R/W | Undefined |
| Display register 222 | DSPR222 | 1DEH |  | COM12 | COM11 | COM10 | COM9 | R/W | Undefined |
| Display register 223 | DSPR223 | 1DFH |  | COM16 | COM15 | COM14 | COM13 | R/W | Undefined |
| Display register 224 | DSPR224 | 1 EOH | SEG56 | COM4 | COM3 | COM2 | COM1 | R/W | Undefined |
| Display register 225 | DSPR225 | 1E1H |  | COM8 | COM7 | COM6 | COM5 | R/W | Undefined |
| Display register 226 | DSPR226 | 1E2H |  | COM12 | COM11 | COM10 | COM9 | R/W | Undefined |
| Display register 227 | DSPR227 | 1E3H |  | COM16 | COM15 | COM14 | COM13 | R/W | Undefined |
| Display register 228 | DSPR228 | 1E4H | SEG57 | COM4 | COM3 | COM2 | COM1 | R/W | Undefined |
| Display register 229 | DSPR229 | 1E5H |  | COM8 | COM7 | COM6 | COM5 | R/W | Undefined |
| Display register 230 | DSPR230 | 1E6H |  | COM12 | COM11 | COM10 | COM9 | R/W | Undefined |
| Display register 231 | DSPR231 | 1E7H |  | COM16 | COM15 | COM14 | COM13 | R/W | Undefined |
| Display register 232 | DSPR232 | 1E8H | SEG58 | COM4 | COM3 | COM2 | COM1 | R/W | Undefined |
| Display register 233 | DSPR233 | $1 \mathrm{E9H}$ |  | COM8 | COM7 | COM6 | COM5 | R/W | Undefined |
| Display register 234 | DSPR234 | 1EAH |  | COM12 | COM11 | COM10 | COM9 | R/W | Undefined |
| Display register 235 | DSPR235 | 1EBH |  | COM16 | COM15 | COM14 | COM13 | R/W | Undefined |
| Display register 236 | DSPR236 | 1ECH | SEG59 | COM4 | COM3 | COM2 | COM1 | R/W | Undefined |
| Display register 237 | DSPR237 | 1EDH |  | COM8 | COM7 | COM6 | COM5 | R/W | Undefined |
| Display register 238 | DSPR238 | 1EEH |  | COM12 | COM11 | COM10 | COM9 | R/W | Undefined |
| Display register 239 | DSPR239 | 1EFH |  | COM16 | COM15 | COM14 | COM13 | R/W | Undefined |
| Display register 240 | DSPR240 | 1 FOH | SEG60 | COM4 | COM3 | COM2 | COM1 | R/W | Undefined |
| Display register 241 | DSPR241 | 1F1H |  | COM8 | COM7 | COM6 | COM5 | R/W | Undefined |
| Display register 242 | DSPR242 | 1 F 2 H |  | COM12 | COM11 | COM10 | COM9 | R/W | Undefined |
| Display register 243 | DSPR243 | 1F3H |  | COM16 | COM15 | COM14 | COM13 | R/W | Undefined |
| Display register 244 | DSPR244 | 1F4H | SEG61 | COM4 | COM3 | COM2 | COM1 | R/W | Undefined |
| Display register 245 | DSPR245 | 1F5H |  | COM8 | COM7 | COM6 | COM5 | R/W | Undefined |
| Display register 246 | DSPR246 | 1F6H |  | COM12 | COM11 | COM10 | COM9 | R/W | Undefined |
| Display register 247 | DSPR247 | 1F7H |  | COM16 | COM15 | COM14 | COM13 | R/W | Undefined |
| Display register 248 | DSPR248 | 1F8H | SEG62 | COM4 | COM3 | COM2 | COM1 | R/W | Undefined |
| Display register 249 | DSPR249 | $1 \mathrm{F9H}$ |  | COM8 | COM7 | COM6 | COM5 | R/W | Undefined |
| Display register 250 | DSPR250 | 1FAH |  | COM12 | COM11 | COM10 | COM9 | R/W | Undefined |
| Display register 251 | DSPR251 | 1FBH |  | COM16 | COM15 | COM14 | COM13 | R/W | Undefined |
| Display register 252 | DSPR252 | 1 FCH | SEG63 | COM4 | COM3 | COM2 | COM1 | R/W | Undefined |
| Display register 253 | DSPR253 | 1FDH |  | COM8 | COM7 | COM6 | COM5 | R/W | Undefined |
| Display register 254 | DSPR254 | 1FEH |  | COM12 | COM11 | COM10 | COM9 | R/W | Undefined |
| Display register 255 | DSPR255 | 1FFH |  | COM16 | COM15 | COM14 | COM13 | R/W | Undefined |

## Appendix B Package Dimensions

ML63326-xxxTC

(Unit : mm)


Figure B-1 176-Pin LQFP (LQFP176-P-2424-0.50-BK)

Notes for Mounting the Surface Mount Type Package
The SOP, QFP, TSOP, TQFP, LQFP, SOJ, QFJ (PLCC), SHP, and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person on the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature, and times).

## Appendix C Input/Output Circuit Configuration

(1) I/O Port (P8.0, P8.1, P9.0-P9.3, PA.0-PA.3, PB.0-PB.3, PE.0-PE.3, PF.0-PF.3)

(2) Input Port (P0.0-P0.3)

(3) Output Port (P4.0-P4.3, P5.0-P5.3, P6.0-P6.3, P7.0-P7.3)

(3) Low-Speed Clock Generator

(4) High-Speed Clock Generator

(5) RESET, TST1, TST2, VTEST, and SPEN Inputs


## Appendix D Peripheral Circuit Examples



- Crystal oscillation is selected by mask option for low-speed oscillation.
- Crystal oscillation is selected for high-speed oscillation.
- The power supply for the ports is shared with $V_{D D}$.
- Capacitance values for $\mathrm{C}_{\mathrm{a}}, \mathrm{C}_{\mathrm{b}}, \mathrm{C}_{\mathrm{C}}, \mathrm{C}_{\mathrm{d}}, \mathrm{C}_{\mathrm{e}}, \mathrm{C}_{\mathrm{l}}, \mathrm{C}_{\mathrm{b} 12}, \mathrm{C}_{12}, \mathrm{C}_{\mathrm{h}}, \mathrm{C}_{\mathrm{V}}, \mathrm{C}_{\mathrm{L} 0}, \mathrm{C}_{\mathrm{L} 1}, \mathrm{C}_{\mathrm{VO}}$, and $\mathrm{C}_{\mathrm{G}}$ are only for reference.
Figure D-1 Example 1 of Peripheral Circuit (low-speed side: crystal oscillation, high-speed side: crystal oscillation)


Note:
$V_{D D I}$ is the power supply pin for input and I/O ports.
$V_{D D I}$ must be connected to the positive power supply pin ( $V_{D D}$ ) of the chip or the power supply pin of the external equipment.


- RC oscillation is selected by mask option for low-speed oscillation.
- RC oscillation is selected for high-speed oscillation.
- The power supply for the ports is shared with $\mathrm{V}_{\mathrm{DD}}$.
- Capacitance values for $\mathrm{C}_{\mathrm{a}}, \mathrm{C}_{\mathrm{b}}, \mathrm{C}_{\mathrm{C}}, \mathrm{C}_{\mathrm{d}}, \mathrm{C}_{e}, \mathrm{C}_{1}, \mathrm{C}_{\mathrm{b} 12}, \mathrm{C}_{12}, \mathrm{C}_{\mathrm{h}}, \mathrm{C}_{\mathrm{V}}$, and $\mathrm{C}_{\text {vo }}$ are only for reference.

Figure D-2 Example 2 of Peripheral Circuit (low-speed side: RC oscillation, high-speed side: RC oscillation)


Note:
$V_{D D I}$ is the power supply pin for input and I/O ports.
$\mathrm{V}_{\mathrm{DDI}}$ must be connected to the positive power supply pin ( $\mathrm{V}_{\mathrm{DD}}$ ) of the chip or the power supply pin of the external equipment.


- Crystal oscillation is selected by mask option for low-speed oscillation.
- Crystal oscillation is selected for high-speed oscillation.
- The power supply for the ports is shared with $V_{D D}$.
- Capacitance values for $\mathrm{C}_{\mathrm{b}}, \mathrm{C}_{\mathrm{l}}, \mathrm{C}_{\mathrm{b} 12}, \mathrm{C}_{\mathrm{h}} \mathrm{C}_{\mathrm{V}}, \mathrm{C}_{\mathrm{L} 0}, \mathrm{C}_{\mathrm{L} 1}, \mathrm{C}_{\mathrm{VO}}$, and $\mathrm{C}_{\mathrm{G}}$ are only for reference.

Figure D-3 Example 3 of Peripheral Circuit (low-speed side: crystal oscillation, high-speed side: crystal oscillation, when LCD driver is not used)


Note:
$V_{\text {DDI }}$ is the power supply pin for input and I/O ports.
$\mathrm{V}_{\mathrm{DDI}}$ must be connected to the positive power supply pin ( $\mathrm{V}_{\mathrm{DD}}$ ) of the chip or the power supply pin of the external equipment.


- Crystal oscillation is selected by mask option for low-speed oscillation.
- Crystal oscillation is selected for high-speed oscillation.
- The power supply for the ports is shared with $V_{D D}$.
- Capacitance values for $\mathrm{C}_{\mathrm{a}}, \mathrm{C}_{\mathrm{b}}, \mathrm{C}_{\mathrm{C}}, \mathrm{C}_{\mathrm{d}}, \mathrm{C}_{\mathrm{e}}, \mathrm{C}_{\boldsymbol{l}}, \mathrm{C}_{\mathrm{b} 12}, \mathrm{C}_{12}, \mathrm{C}_{\mathrm{h}}, \mathrm{C}_{\mathrm{V}}, \mathrm{C}_{\mathrm{L} 0}, \mathrm{C}_{\mathrm{L} 1}$, and $\mathrm{C}_{\mathrm{G}}$ are only for reference.

Figure D-4 Example 4 of Peripheral Circuit (low-speed side: crystal oscillation, high-speed side: crystal oscillation, when the built-in amplifiers in the voice synthesis section are not used)


Note:
$V_{\text {DDI }}$ is the power supply pin for input and I/O ports.
$\mathrm{V}_{\mathrm{DDI}}$ must be connected to the positive power supply pin ( $\mathrm{V}_{\mathrm{DD}}$ ) of the chip or the power supply pin of the external equipment.


- Crystal oscillation is selected by mask option for low-speed oscillation.
- Crystal oscillation is selected for high-speed oscillation.
- The power supply for the ports is shared with $\mathrm{V}_{\mathrm{DD}}$.
- Capacitance values for $\mathrm{C}_{\mathrm{a}}, \mathrm{C}_{\mathrm{b}}, \mathrm{C}_{\mathrm{c}}, \mathrm{C}_{\mathrm{d}}, \mathrm{C}_{\mathrm{e}}, \mathrm{C}_{\mathrm{l}}, \mathrm{C}_{\mathrm{b} 12}, \mathrm{C}_{12}, \mathrm{C}_{\mathrm{h}}, \mathrm{C}_{\mathrm{V}}, \mathrm{C}_{\mathrm{L} 0}, \mathrm{C}_{\mathrm{L} 1}, \mathrm{C}_{\text {vo }}$, and $\mathrm{C}_{\mathrm{G}}$ are only for reference.
Figure D-5 Example 5 of Peripheral Circuit (low-speed side: crystal oscillation, high-speed side: crystal oscillation, when the external memory is not used)


Note:
$V_{D D I}$ is the power supply pin for input and I/O ports.
$V_{D D I}$ must be connected to the positive power supply pin ( $V_{D D}$ ) of the chip or the power supply pin of the external equipment.

## Appendix E Electrical Characteristics (Preliminary)

## Absolute Maximum Ratings

| Parameter | Symbol | Condition | Rating | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Power Supply Voltage 1 | $V_{\text {DD1 }}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -0.3 to +1.6 | V |
| Power Supply Voltage 2 | $V_{\text {DD2 }}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -0.3 to +2.9 | V |
| Power Supply Voltage 3 | $V_{\text {DD3 }}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -0.3 to +4.2 | V |
| Power Supply Voltage 4 | $V_{\text {DD4 }}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -0.3 to +5.5 | V |
| Power Supply Voltage 5 | $V_{\text {DD5 }}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -0.3 to +6.8 | V |
| Power Supply Voltage 6 | $V_{D D}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -0.3 to +6.0 | V |
| Power Supply Voltage 7 | $V_{\text {DDI }}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -0.3 to +6.0 | V |
| Power Supply Voltage 8 | $V_{\text {DDH }}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -0.3 to +6.0 | V |
| Power Supply Voltage 9 | $V_{\text {DDL }}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -0.3 to +6.0 | V |
| Power Supply Voltage 10 | $\mathrm{AV}_{\mathrm{DD}}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -0.3 to +6.0 | V |
| Power Supply Voltage 11 | $V_{\text {REF }}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -0.3 to +6.0 | V |
| Input Voltage 1 | $\mathrm{V}_{\text {IN1 }}$ | $V_{\text {DD }}$ input, $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| Input Voltage 2 | $\mathrm{V}_{1 \times 2}$ | $V_{\text {DDI }}$ input, $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -0.3 to $\mathrm{V}_{\mathrm{DDI}}+0.3$ | V |
| Output Voltage 1 | $V_{\text {Out1 }}$ | $V_{\text {DD1 }}$ output, $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -0.3 to $\mathrm{VDD1}^{+0.3}$ | V |
| Output Voltage 2 | $\mathrm{V}_{\text {OUT2 }}$ | $\mathrm{V}_{\mathrm{DD} 2}$ output, $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -0.3 to $\mathrm{VDD2}^{+}+0.3$ | V |
| Output Voltage 3 | $\mathrm{V}_{\text {OUT3 }}$ | $V_{\text {DD3 }}$ output, $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -0.3 to $\mathrm{VDD3}^{+0.3}$ | V |
| Output Voltage 4 | $V_{\text {OUT4 }}$ | $V_{\text {DD } 4}$ output, $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -0.3 to $\mathrm{VDD4}^{+}+0.3$ | V |
| Output Voltage 5 | $V_{\text {OUT5 }}$ | $V_{\text {DD5 }}$ output, $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -0.3 to $\mathrm{V}_{\text {DD5 }}+0.3$ | V |
| Output Voltage 6 | $V_{\text {Out }}$ | $V_{\text {DD }}$ output, $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| Output Voltage 7 | $\mathrm{V}_{\text {OUT7 }}$ | $V_{\text {DDI }}$ output, $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -0.3 to $\mathrm{V}_{\text {DII }}+0.3$ | V |
| Output Voltage 8 | Vouts | V ${ }_{\text {DDH }}$ output, $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -0.3 to $\mathrm{V}_{\mathrm{DDH}}+0.3$ | V |
| Output Voltage 9 | $\mathrm{V}_{\text {Out9 }}$ | AV ${ }_{\text {DD }}$ output, $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -0.3 to $\mathrm{AV}_{\mathrm{DD}}+0.3$ | V |
| Power Dissipation | $\mathrm{P}_{\mathrm{D}}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 100 | mW |
| Storage Temperature | TSTG | - | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

## ML63326 User's Manual

## Appendix E

Recommended Operating Conditions

| Parameter | Symbol | Condition |  | Range | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Temperature | Top | - |  | -20 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Operating Voltage | $V_{D D}$ | - |  | 2.0 to 5.5 | V |
|  | $V_{\text {DDI }}$ | - |  | 2.0 to 5.5 |  |
|  | $\mathrm{AV}_{\mathrm{DD}}$ | - |  | 2.0 to 5.5 |  |
|  | $V_{\text {REF }}$ | - |  | 0.5 to ( $\mathrm{AV}_{\mathrm{DD}}-1.0 \mathrm{~V}$ ) |  |
| Crystal Oscillation Frequency | $\mathrm{f}_{\mathrm{X}}$ | $\mathrm{C}_{\mathrm{G}}=5$ to 25 pF |  | 32.768 to 76.8 | kHz |
| Low-speed RC Oscillation Frequency | $\mathrm{f}_{\text {RoSL }}$ | $\mathrm{R}_{\text {OSL }}=1.5 \mathrm{M} \Omega$ |  | $32 \pm 30 \%$ | kHz |
|  |  | Rost $=700 \mathrm{k} \Omega$ |  | $60 \pm 30 \%$ |  |
|  |  | $\mathrm{R}_{\text {OSL }}=400 \mathrm{k} \Omega$ |  | $80 \pm 30 \%$ |  |
| High-speed Crystal Oscillation Frequency | fcm | $V_{\text {DDH }}=3.6$ to 5.5 V |  | 4.096 | MHz |
| High-speed RC Oscillation | $\mathrm{f}_{\text {ROSH }}$ | $\mathrm{V}_{\text {DDH }}=3.6$ to 5.0 V | Rosh $=47 \mathrm{k} \Omega$ | $1.8 \pm 30 \%$ | MHz |
| Frequency |  |  | $\mathrm{R}_{\text {OSH }}=39 \mathrm{k} \Omega$ | $2.0 \pm 30 \%$ |  |

- Typical characteristics of low-speed RC oscillation

When $\mathrm{V}_{\mathrm{DD} 2}=1.8 \mathrm{~V}$


- Typical characteristics of high-speed RC oscillation When $\mathrm{V}_{\text {DDH }}=3.6 \mathrm{~V}$



## DC Characteristics

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit | Measuring Circuit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VDD2 Voltage | $V_{\text {DD2 }}$ | $1 / 5$ bias, $1 / 4$ bias $\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right)$ | 1.7 | 1.8 | 1.9 | V |  |
| $\mathrm{V}_{\text {DD2 }}$ Voltage Temperature Deviation | $\Delta \mathrm{V}_{\mathrm{DD} 2}$ | - | - | -4 | - | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |  |
| V ${ }_{\text {D } 1}$ Voltage | $\mathrm{V}_{\mathrm{DD1}}$ | 1/5 bias, $1 / 4$ bias | Typ.-0.1 | $1 / 2 \times V_{D D 2}$ | Typ.+ 0.1 | V |  |
| V DD3 Voltage | $V_{\text {DD3 }}$ | 1/5 bias | Typ. - 0.3 | $3 / 2 \times V_{\text {DD2 }}$ | Typ. +0.3 | V |  |
|  |  | 1/4 bias (connect $V_{D D 3}$ and $V_{D D 2}$ ) | Typ.-0.2 | $V_{\text {DD2 }}$ | Typ. +0.2 |  |  |
| V ${ }_{\text {D } 4}$ Voltage | $V_{\text {DD4 }}$ | $1 / 5$ bias | Typ. - 0.4 | $2 \times V_{\text {DD2 }}$ | Typ.+ 0.4 | V |  |
|  |  | 1/4 bias | Typ.-0.3 | $3 / 2 \times V_{\text {DD2 }}$ | Typ. +0.3 |  |  |
| $V_{\text {DD5 }}$ Voltage | $V_{\text {DD5 }}$ | 1/5 bias | Typ.-0.5 | $5 / 2 \times V_{D D 2}$ | Typ. 0.5 | V |  |
|  |  | 1/4 bias | Typ.-0.4 | $2 \times V_{\text {DD2 }}$ | Typ.+ 0.4 |  |  |
| V ${ }_{\text {DDH }}$ Voltage | $V_{\text {DDH }}$ | High-speed clock oscillation stopped $V_{D D}=1.8 \mathrm{~V}$ | - | 1.2 | - | VVVV |  |
|  |  | High-speed clock oscillation $V_{D D}=1.8 \mathrm{~V}$ | 2.0 | 3.6 | 3.7 |  |  |
| V DDL Voltage | $V_{\text {DDL }}$ | High-speed clock oscillation stopped | 1.2 | 1.7 | 2.2 |  | 1 |
|  |  | High-speed clock oscillation $\left(\mathrm{V}_{\mathrm{DD}}=2.0 \text { to } 5.5 \mathrm{~V}\right)$ | 2.0 | - | 5.5 |  |  |
| VREF Voltage | VREF | $A V_{\text {DD }}=3.0 \mathrm{~V}$ | 0.6 | - | 2.4 | V |  |
|  |  | $A V_{\text {DD }}=5.0 \mathrm{~V}$ | 1.0 | - | 4.0 |  |  |
| Low-speed Crystal Oscillation Start Voltage | $\mathrm{V}_{\text {STAL }}$ | Oscillation start time: within 5 seconds | 2.0 | - | - | V |  |
| High-speed Crystal Oscillation Start Voltage | $\mathrm{V}_{\text {STAH }}$ | Oscillation start time: within 10 milliseconds | 2.0 | - | - | V |  |
| Low-speed \& High-speed Crystal Oscillation Hold Voltage | V HOLD | - | 1.8 | - | - | V |  |
| Low-speed Crystal Oscillation Stop Detect Time | Tstop | - | 0.1 | - | 5.0 | ms |  |
| Low-speed External Crystal Oscillator Capacitance | $\mathrm{C}_{\mathrm{G}}$ | - | 5 | - | 25 | pF |  |
| Low-speed Internal Crystal Oscillator Capacitance | $C_{D}$ | - | 20 | 25 | 30 | pF |  |
| High-speed External Crystal Oscillator Capacitance | $\mathrm{C}_{\mathrm{L} 0,1}$ | AT-49 4.096 MHz <br> (Daishinku Corp.-make) used, $V_{D D}=5.0 \mathrm{~V}$ | 5 | 8 | 20 | pF |  |
| High-speed Internal RC Oscillator Capacitance | Cos | - | 8 | 12 | 16 | pF |  |

DC Characteristics (continued)

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit | Measuring Circuit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POR Voltage | $V_{\text {POR } 1}$ | $\mathrm{V}_{\mathrm{DD}}=2.0 \mathrm{~V}$ | 0.0 | - | 0.5 | V | 1 |
|  |  | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ | 0.0 | - | 0.7 |  |  |
|  |  | $V_{D D}=5.0 \mathrm{~V}$ | 0.0 | - | 1.5 |  |  |
| Non-POR Voltage | $\mathrm{V}_{\text {POR2 }}$ | $\mathrm{V}_{\mathrm{DD}}=2.0 \mathrm{~V}$ | 1.5 | - | 2.0 | V |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ | 2.0 | - | 3.0 |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | 3.5 | - | 5.0 |  |  |
| BLD Judgment Voltage | VBLDC | $\mathrm{LD} 1=1, \mathrm{LD} 0=1, \mathrm{Ta}=25^{\circ} \mathrm{C}$ | 2.3 | 2.4 | 2.5 | V |  |
|  |  | $\mathrm{LD1}=1, \mathrm{LD} 0=0, \mathrm{Ta}=25^{\circ} \mathrm{C}$ | 2.1 | 2.2 | 2.3 |  |  |
|  |  | LD1 $=0, L D 0=1, \mathrm{Ta}=25^{\circ} \mathrm{C}$ | 1.9 | 2.0 | 2.1 |  |  |
| BLD Judgment Voltage Temperature Deviation | $\Delta V_{\text {BLDC }}$ | $V_{\text {BLDC }}=2.40 \mathrm{~V}(\mathrm{LD1}=1, \mathrm{LD} 0=1)$ | - | -3.5 | - | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |  |
|  |  | $V_{B L D C}=2.20 \mathrm{~V}(\mathrm{LD1}=1, \mathrm{LD} 0=0)$ | - | -3.0 | - |  |  |
|  |  | $V_{\text {BLDC }}=2.00 \mathrm{~V}(\mathrm{LD1}=0, \mathrm{LD} 0=1)$ | - | -2.5 | - |  |  |

Notes: 1. "V $\mathrm{V}_{\mathrm{DD} 2}$ " changes in the range from 1.8 V to 2.4 V according to the value of Display Contrast register (DSPCNT).
2. "Tstop" indicates that if the crystal oscillator stops over the value of $\mathrm{T}_{\text {STOP }}$, the system reset occurs.
3. "POR" denotes Power On Reset.
4. "VPOR1" indicates that POR occurs when $V_{D D}$ falls from $V_{D D}$ to $V_{P O R 1}$ and again rises up to $V_{D D}$.
5. "VPOR2" indicates that POR does not occur when $V_{D D}$ falls from $V_{D D}$ to $V_{P O R 2}$ and again rises up to $V_{D D}$.

## ML63326 User's Manual

## DC Characteristics (continued)



## DC Characteristics (continued)

| $\begin{array}{r} \left(\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DDI}}=\mathrm{V}_{\mathrm{DDH}}=\mathrm{AV} \mathrm{~V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} 1}=1.1 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD2}}=2.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD3}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} 4}=4.4 \mathrm{~V},\right. \\ \left.\mathrm{V}_{\mathrm{DD5}}=5.5 \mathrm{~V}, \mathrm{~V}_{S S}=A \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{Ta}=-20 \text { to }+70^{\circ} \mathrm{C} \text { unless otherwise specified }\right) \end{array}$ |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Condition |  | Min. | Typ. | Max. | Unit | Measuring Circuit |
| $\begin{aligned} & \text { Output Current } 1 \\ & \text { (P4.0 to P4.3) } \\ & \text { (P55.0 to P5.3) } \\ & \text { (P6.0 to P6.3) } \\ & \text { (P7.0 to P7.3) } \\ & \text { (P8.0, P8.1) } \\ & \text { (P9.0 to P9.3) } \\ & \text { (PA.0 to PA.3) } \\ & \text { (PB. to PB.3) } \\ & \text { (PE. } 0 \text { to PE.3) } \\ & \text { (PF.0 to PF.3) } \\ & \text { (BUSYB) } \\ & \text { (ENVOICE) } \end{aligned}$ | $\mathrm{I}_{\text {OH1 }}$ | $\mathrm{V}_{\mathrm{OH} 1}=\mathrm{V}_{\text {DDI }}-0.5 \mathrm{~V}$ | $\mathrm{V}_{\text {DII }}=3.0 \mathrm{~V}$ | -6.0 | -3.5 | -1.0 | mA |  |
|  |  |  | $V_{\text {DDI }}=5.0 \mathrm{~V}$ | -8.5 | -5.0 | -1.5 | mA |  |
|  | 10 L1 | $\mathrm{V}_{\text {OLI }}=0.5 \mathrm{~V}$ | $\mathrm{V}_{\text {DII }}=3.0 \mathrm{~V}$ | 1.0 | 3.0 | 6.0 | mA |  |
|  |  |  | $V_{\text {DDI }}=5.0 \mathrm{~V}$ | 1.5 | 3.7 | 8.5 | mA |  |
| Output Current 2 (MD, MDB) | $\mathrm{I}_{\mathrm{H} 2}$ | $\mathrm{V}_{\text {OH2 }}=\mathrm{AV}_{\mathrm{DD}}-0.7 \mathrm{~V}$ | $\mathrm{AV}_{\mathrm{DD}}=3.0 \mathrm{~V}$ | -11.0 | -6.0 | -2.0 | mA |  |
|  |  |  | $\mathrm{AV}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | -14.0 | -9.0 | -4.0 | mA |  |
|  | IoL2 | $\mathrm{V}_{0 L 2}=0.7 \mathrm{~V}$ | $\mathrm{AV}_{\mathrm{DD}}=3.0 \mathrm{~V}$ | 2.0 | 5.5 | 11.0 | mA |  |
|  |  |  | $\mathrm{AV}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | 4.0 | 7.0 | 14.0 | mA |  |
| Output Current 3 (SEGO to SEG63) (COM1 to COM16) | $\mathrm{I}_{\text {OH3 }}$ | $\mathrm{V}_{\text {OH3 }}=\mathrm{V}_{\text {DD5 }}-0.2 \mathrm{~V}$ ( $\mathrm{V}_{\text {DD5 }}$ level $)$ |  | - | - | -4 | $\mu \mathrm{A}$ |  |
|  | Іонмз | $\mathrm{V}_{\text {OHM }}=\mathrm{V}_{\text {DD4 }}+0.2 \mathrm{~V}\left(\mathrm{~V}_{\text {DD4 }}\right.$ level $)$ |  | 4 | - | - | $\mu \mathrm{A}$ | 2 |
|  | Іонм3s | $\mathrm{V}_{\text {OHM }}$ S $=\mathrm{V}_{\text {DD4 }}-0.2 \mathrm{~V}$ ( $\mathrm{V}_{\text {DD4 }}$ level $)$ |  | - | - | -4 | $\mu \mathrm{A}$ |  |
|  | Іомнз | $\mathrm{V}_{\text {OMH3 }}=\mathrm{V}_{\text {DD3 }}+0.2 \mathrm{~V}\left(\mathrm{~V}_{\mathrm{DD3}}\right.$ level $)$ |  | 4 | - | - | $\mu \mathrm{A}$ |  |
|  | Іомнзs | $\mathrm{V}_{\text {OMH3S }}=\mathrm{V}_{\text {DD3 }}-0.2 \mathrm{~V}$ ( $\mathrm{V}_{\text {DD3 }}$ level $)$ |  | - | - | -4 | $\mu \mathrm{A}$ |  |
|  | Ioml3 | $\mathrm{V}_{\text {OML } 3}=\mathrm{V}_{\mathrm{DD} 2}+0.2 \mathrm{~V}\left(\mathrm{~V}_{\mathrm{DD} 2}\right.$ level $)$ |  | 4 | - | - | $\mu \mathrm{A}$ |  |
|  | loml3s | $\mathrm{V}_{\text {OML3S }}=\mathrm{V}_{\mathrm{DD} 2}-0.2 \mathrm{~V}$ ( $\mathrm{V}_{\text {DD2 }}$ level $)$ |  | - | - | -4 | $\mu \mathrm{A}$ |  |
|  | lolm3 | $\mathrm{V}_{\text {OLM } 3}=\mathrm{V}_{\text {DD1 }}+0.2 \mathrm{~V}\left(\mathrm{~V}_{\mathrm{DD} 1}\right.$ level $)$ |  | 4 | - | - | $\mu \mathrm{A}$ |  |
|  | lolm3s | $\mathrm{V}_{\text {OLM } 3 \mathrm{~S}}=\mathrm{V}_{\mathrm{DD} 1}-0.2 \mathrm{~V}$ ( $\mathrm{V}_{\mathrm{DD} 1}$ level $)$ |  | - | - | -4 | $\mu \mathrm{A}$ |  |
|  | loL3 | $\mathrm{V}_{013}=\mathrm{V}_{\text {SS }}+0.2 \mathrm{~V}$ (VSS level) |  | 4 | - | - | $\mu \mathrm{A}$ |  |
| Output Current 4 (OSC1) | Ioh4R | $V_{\text {OHAR }}=V_{\text {DDH }}-0.5 \mathrm{~V}$ <br> (RC oscillation) | $V_{D D}=V_{D D H}=3.0 \mathrm{~V}$ | -2.5 | -1.3 | -0.25 | mA |  |
|  |  |  | $V_{D D}=V_{\text {DDH }}=5.0 \mathrm{~V}$ | -3.5 | -1.7 | -0.5 | mA |  |
|  | lolar | $V_{\text {OL4R }}=0.5 \mathrm{~V}$ <br> (RC oscillation) | $V_{D D}=V_{\text {DDH }}=3.0 \mathrm{~V}$ | 0.25 | 1.5 | 2.5 | mA |  |
|  |  |  | $V_{D D}=V_{\text {DDH }}=5.0 \mathrm{~V}$ | 0.5 | 1.8 | 3.5 | mA |  |
|  | Ioh4C | $V_{\text {OH4C }}=V_{\text {DDH }}-0.5 \mathrm{~V}$ <br> (crystal oscillation) | $V_{D D}=V_{D D H}=3.0 \mathrm{~V}$ | -500 | -250 | -100 | $\mu \mathrm{A}$ |  |
|  |  |  | $V_{D D}=V_{D D H}=5.0 \mathrm{~V}$ | -800 | -350 | -200 | $\mu \mathrm{A}$ |  |
|  | Iol4c | $V_{0 L 4 C}=0.5 \mathrm{~V}$ <br> (crystal oscillation) | $V_{\text {DD }}=\mathrm{V}_{\text {DDH }}=3.0 \mathrm{~V}$ | 200 | 500 | 800 | $\mu \mathrm{A}$ |  |
|  |  |  | $V_{D D}=V_{\text {DDH }}=5.0 \mathrm{~V}$ | 400 | 700 | 1000 | $\mu \mathrm{A}$ |  |

## DC Characteristics (continued)

| $\begin{array}{r} \left(\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DDI}}=\mathrm{V}_{\mathrm{DDH}}=\mathrm{AV} \mathrm{VD}=3.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} 1}=1.1 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} 2}=2.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} 3}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} 4}=4.4 \mathrm{~V},\right. \\ \left.\mathrm{V}_{\mathrm{DD} 5}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{AV} \mathrm{SS}=0 \mathrm{~V}, \mathrm{Ta}=-20 \text { to }+70^{\circ} \mathrm{C} \text { unless otherwise specified }\right) \end{array}$ |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Condition |  | Min. | Typ. | Max. | Unit |  |
| Output Leakage Current (P4.0 to P4.3) (P5.0 to P5.3) (P6.0 to P6.3) (P7.0 to P7.3) (P8.0, P8.1) | $\mathrm{I}_{\mathrm{OOH}}$ | $\mathrm{V}_{\text {OH }}=\mathrm{V}_{\text {DDI }}$ |  | - | - | 0.3 | $\mu \mathrm{A}$ | 2 |
| (P9.0 to P9.3) <br> (PA. 0 to PA.3) <br> (PB. 0 to PB.3) <br> (PE. 0 to PE.3) <br> (PF. 0 to PF.3) | 100 L | $\mathrm{V}_{\text {OL }}=\mathrm{V}_{\text {SS }}$ |  | -0.3 | - | - | $\mu \mathrm{A}$ |  |
| Output Current 6 | $\mathrm{I}_{\text {OH6 }}$ | $\mathrm{V}_{\text {OH6 }}=\mathrm{AV}_{\mathrm{DD}}-0.3 \mathrm{~V}$ |  | -2.4 | -1.2 | -0.6 | mA |  |
| (DACOUT) | I0L6 | $\mathrm{V}_{0 L 6}=1.5 \mathrm{~V}, \mathrm{AV}_{\mathrm{DD}}=3 \mathrm{~V}$ |  | 50 | 100 | 200 | $\mu \mathrm{A}$ |  |
| Output Current 7 <br> (AOUT) | $\mathrm{I}_{\mathrm{OH} 7}$ | $\mathrm{V}_{0 \mathrm{H7} 7}=\mathrm{AV}_{\mathrm{DD}}-0.3 \mathrm{~V}$ |  | -400 | -200 | -100 | $\mu \mathrm{A}$ |  |
|  | IOL7 | $\mathrm{V}_{\text {LL7 }}=1.0 \mathrm{~V}$ |  | 100 | 200 | 400 |  |  |
| Output Current 8$(\mathrm{SP}(-), \mathrm{SP}(+))$ | $\mathrm{I}_{\mathrm{OH} 8}$ | $\mathrm{V}_{\text {OH8 }}=\mathrm{AV}_{\mathrm{DD}}-0.3 \mathrm{~V}$ |  | -4 | -2 | -1 | mA |  |
|  | IOL8 | $\mathrm{V}_{0 \mathrm{~L} 8}=1.0 \mathrm{~V}$ |  | 1 | 2 | 4 |  |  |
| Input Current 1 (P0.0 to P0.3) (P8.0, P8.1) (P9.0 to P9.3) (PA. 0 to PA.3) (PB. 0 to PB.3) (PE. 0 to PE.3) (PF. 0 to PF.3) | $\mathrm{I}_{\mathrm{H} 1}$ | $V_{I H 1}=V_{D D I}$ <br> (when pulled down) | $\mathrm{V}_{\text {DDI }}=3.0 \mathrm{~V}$ | 30 | 120 | 260 | $\mu \mathrm{A}$ | 3 |
|  |  |  | $V_{D D I}=5.0 \mathrm{~V}$ | 70 | 350 | 650 | $\mu \mathrm{A}$ |  |
|  | $\mathrm{l}_{\text {IL1 }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IL1} 1}=\mathrm{V}_{\mathrm{SS}} \\ & \text { (when pulled up) } \end{aligned}$ | $\mathrm{V}_{\text {DDI }}=3.0 \mathrm{~V}$ | -260 | -120 | -30 | $\mu \mathrm{A}$ |  |
|  |  |  | $\mathrm{V}_{\mathrm{DDI}}=5.0 \mathrm{~V}$ | -600 | -250 | -70 | $\mu \mathrm{A}$ |  |
|  | $\mathrm{I}_{\mathrm{H} 12}$ | $\mathrm{V}_{\mathrm{IH1}}=\mathrm{V}_{\mathrm{DDI}}$ (in a high impedance state) |  | 0.0 | - | 1.0 | $\mu \mathrm{A}$ |  |
|  | l ${ }_{\text {ILIZ }}$ | $\mathrm{V}_{\text {IL1 }}=\mathrm{V}_{\text {SS }}$ (in a high impedance state) |  | -1.0 | - | 0.0 | $\mu \mathrm{A}$ |  |
| Input Current 2 (OSCO) | IIL2 | $V_{I L 2}=V_{S S}$ <br> (when pulled up) | $V_{D D}=V_{D D H}=3.0 \mathrm{~V}$ | -350 | -170 | -30 | $\mu \mathrm{A}$ |  |
|  |  |  | $V_{D D}=V_{D D H}=5.0 \mathrm{~V}$ | -750 | -450 | -200 | $\mu \mathrm{A}$ |  |
|  | $\mathrm{I}_{\mathrm{H} 2 \mathrm{R}}$ | $\mathrm{V}_{\text {IH2R }}=\mathrm{V}_{\text {DDH }}$ (RC os | cillation) | 0.0 | - | 1.0 | $\mu \mathrm{A}$ |  |
|  | IIL2R | $\mathrm{V}_{\text {IL2R }}=\mathrm{V}_{\text {SS }}$ (RC osci | llation) | -1.0 | - | 0.0 | $\mu \mathrm{A}$ |  |
|  |  | $\mathrm{V}_{\text {IH2C }}=\mathrm{V}_{\text {DDH }}$ | $V_{D D}=V_{D D H}=3.0 \mathrm{~V}$ | 0.5 | 2.0 | 4.0 | $\mu \mathrm{A}$ |  |
|  | I/H2C | (crystal oscillation) | $V_{D D}=V_{D D H}=5.0 \mathrm{~V}$ | 3 | 6 | 10 | $\mu \mathrm{A}$ |  |
|  |  | $\mathrm{V}_{\text {IL2C }}=\mathrm{V}_{\text {SS }}$ | $V_{D D}=V_{D D H}=3.0 \mathrm{~V}$ | -4.0 | -2.0 | -0.5 | $\mu \mathrm{A}$ |  |
|  | IL2C | (crystal oscillation) | $V_{D D}=V_{D D H}=5.0 \mathrm{~V}$ | -10 | -6 | -3 | $\mu \mathrm{A}$ |  |
| Input Current 3 | Іни | $V_{1 H 3}=V_{\text {DD }}$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ | 150 | 1100 | 2400 | $\mu \mathrm{A}$ |  |
| (RESET) | IH3 | $V_{1 H 3}=V_{D D}$ | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | 0.5 | 2.7 | 5.0 | mA |  |
|  | IIL3 | $\mathrm{V}_{\mathrm{IL} 3}=\mathrm{V}_{\text {SS }}$ |  | -1.0 | - | 0.0 | $\mu \mathrm{A}$ |  |
| Input Current 4 | IIIL | $V_{1 H 4}=V_{\text {DD }}$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ | 0.5 | 3.0 | 5.5 | mA |  |
| (TST1, TST2, VTEST) | 1H4 | $V_{1 H 4}=V_{D D}$ | $V_{D D}=5.0 \mathrm{~V}$ | 2.0 | 6.5 | 11.0 | mA |  |
|  | IIL4 | $\mathrm{V}_{\text {IL4 }}=\mathrm{V}_{\text {SS }}$ |  | -1.0 | - | 0.0 | $\mu \mathrm{A}$ |  |
| Input Current 5 (SPEN) | $\mathrm{I}_{\mathbf{H} 5}$ | $\mathrm{V}_{1 H 5}=\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ | 30 | 120 | 260 | $\mu \mathrm{A}$ |  |
|  |  |  | $V_{D D}=5.0 \mathrm{~V}$ | 70 | 350 | 650 |  |  |
|  | IIL5 | $\mathrm{V}_{\text {IL5 }}=\mathrm{V}_{\text {SS }}$ |  | -1.0 | - | 0.0 |  |  |

DC Characteristics (continued)


## ML63326 User's Manual

## Measuring circuit 1


$C_{a}, C_{b}, C_{c}, C_{d}, C_{e}, C_{1}, C_{12}: 0.1 \mu \mathrm{~F}$ $\mathrm{C}_{\mathrm{b} 12}, \mathrm{C}_{\mathrm{h}} \quad: 1 \mu \mathrm{~F}$ $\mathrm{C}_{\mathrm{G}} \quad: 15 \mathrm{pF}$ CLo : 30 pF
CL1
Crystal unit
: 30 pF
: AT-49 4.096 MHz
(Daishinku Corp.-make)
Crystal Oscillator

*2 RC Oscillator


Crystal Oscillator


## Measuring circuit 2


*3 Input logic circuit to determine the specified measuring conditions.
*4 Measured at the specified output pins.

## Measuring circuit 3



## Measuring circuit 4


*5 Measured at the specified input pins.

## ML63326 User's Manual

## Appendix E

## AC Characteristics (Serial Interface, Shift Register) (Target value)

$\left(\mathrm{V}_{\mathrm{DD}}=\mathrm{AV}_{\mathrm{DD}}=2.0\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{AV}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDI}}=5.0 \mathrm{~V}, \mathrm{Ta}=-20$ to $+70^{\circ} \mathrm{C}$ unless otherwise specified)

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SCLK Input Fall Time | $t_{f}$ | - | - | - | 1.0 | $\mu \mathrm{s}$ |
| SCLK Input Rise Time | $\mathrm{t}_{\mathrm{r}}$ | - | - | - | 1.0 | $\mu \mathrm{s}$ |
| SCLK Input "L" Level Pulse Width | tcw | - | 0.8 | - | - | $\mu \mathrm{S}$ |
| SCLK Input "H" Level Pulse Width | tcwh | - | 0.8 | - | - | $\mu \mathrm{S}$ |
| SCLK Input Cycle Time | toyc | $\mathrm{V}_{\text {DII }}=5 \mathrm{~V}$ to $\mathrm{V}_{\text {D }}$ | 1.8 | - | - | $\mu \mathrm{s}$ |
| SCLK Output Cycle Time | $t \mathrm{tyc} 1(0)$ | CPU in operation state at 32.768 kHz | - | 30.5 | - | $\mu \mathrm{s}$ |
|  | tcycz(0) | CPU in operation at 2 MHz $V_{D D}=2.0 \mathrm{~V} \text { to } 5.5 \mathrm{~V}$ | - | 0.5 | - | $\mu \mathrm{S}$ |
| SOUT Output Delay Time | todr | $\mathrm{C}_{\text {I }}=10 \mathrm{pF}$ | - | - | 0.4 | $\mu \mathrm{s}$ |
| SIN Input Setup Time | tDS | - | 0.5 | - | - | $\mu \mathrm{S}$ |
| SIN Input Hold Time | tDH | - | 0.8 | - | - | $\mu \mathrm{s}$ |

AC characteristics timing
("H" level = 4.0 V, "L" level = 1.0 V )


## AC Characteristics (External Memory Interface) (Target value)

$\left(\mathrm{V}_{\mathrm{DD}}=\mathrm{A} \mathrm{V}_{\mathrm{DD}}=2.0\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDI}}=5.0 \mathrm{~V}, \mathrm{Ta}=-20$ to $+70^{\circ} \mathrm{C}$ unless otherwise specified)
(1) Reading from External Memory
(a) When CPU operates at 32.768 kHz

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Read Cycle Time | $\mathrm{t}_{\mathrm{RC}}$ | - | - | 61 | - |  |
| $\overline{\mathrm{RD}}$ Output Delay Time | $\mathrm{t}_{\mathrm{OE}}$ | - | - | - | 5 |  |
| Output Valid Time | $\mathrm{t}_{\mathrm{EHA}}$ | - | - | - | 5 |  |
| External Memory Output <br> Delay Time | $\mathrm{t}_{\mathrm{DO}}$ | - | - | - | 5 |  |

(b) When CPU operates at 2 MHz

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read Cycle Time | $\mathrm{t}_{\mathrm{RC}}$ | - | 1 | - | - | $\mu \mathrm{s}$ |
| $\overline{\mathrm{RD}}$ Output Delay Time | $\mathrm{t}_{0 \mathrm{E}}$ | - | - | - | 100 | ns |
| Output Valid Time | $\mathrm{t}_{\text {OHA }}$ | - | - | - | 100 |  |
| External Memory Output Delay Time | $t_{\text {D }}$ | - | - | - | 150 |  |

AC characteristics timing
("H" level = 4.0 V, "L" level = 1.0 V )


## ML63326 User's Manual

(2) Writing to External Memory
(a) When CPU operates at 32.768 kHz

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Write Cycle Time | $\mathrm{t}_{\mathrm{WC}}$ | - | - | 61 | - |  |
| Address Setup Time | $\mathrm{t}_{\mathrm{AS}}$ | - | - | 30.5 | - |  |
| Write Time | $\mathrm{t}_{\mathrm{W}}$ | - | - | 15.3 | - |  |
| Write Recovery Time | $\mathrm{t}_{\mathrm{WR}}$ | - | - | 15.3 | - | $\mu \mathrm{S}$ |
| Data Setup Time | $\mathrm{t}_{\mathrm{DS}}$ | - | - | 45.8 | - |  |
| Data Hold Time | $\mathrm{t}_{\mathrm{DH}}$ | - | - | 15.3 | - |  |

(b) When CPU operates at 2 MHz

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Write Cycle Time | $t_{W C}$ | - | 1 | - | - |  |
| Address Setup Time | $t_{A S}$ | - | 0.4 | - | - |  |
| Write Time | $t_{W}$ | - | 0.2 | - | - |  |
| Write Recovery Time | $t_{W R}$ | - | 0.2 | - | - | $\mu \mathrm{s}$ |
| Data Setup Time | $\mathrm{t}_{\mathrm{DS}}$ | - | 0.7 | - | - |  |
| Data Hold Time | $\mathrm{t}_{\mathrm{DH}}$ | - | 0.2 | - | - |  |

AC characteristics timing
("H" level = 4.0 V, "L" level = 1.0 V )


## Appendix F Instruction List

The format used in the list of instructions is indicated below.


Flags marked with $(\sqrt{ })$ are affected by instruction execution, and those that are not affected with a dash.

Indicates the instruction code content.
For a 2 -word long instruction, the first row shows the first word, and the second row the second word.

Indicates the number of machine cycles needed to execute the instruction.

Indicates the instruction word length.

Indicates the instruction function.

Indicates the short-form name for the instruction.

## Transfer Instructions

| MNEMONIC | OPERATION | W | C | INSTRUCTION CODE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | FLAG |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 15 | 14 | 413 | 12 |  | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Z | C | G |
| MOV direct,A | direct $\leftarrow \mathrm{A}$ | 1 | 1 | 1 | 1 | 0 | 0 | $\mathrm{r}_{11}$ | $\mathrm{r}_{10}$ | $\mathrm{r}_{9}$ | $\mathrm{r}_{8}$ | $\mathrm{r}_{7}$ | $\mathrm{r}_{6}$ | $r_{5}$ | $r_{4}$ | $r_{3}$ | $\mathrm{r}_{2}$ | $\mathrm{r}_{1}$ | $\mathrm{r}_{0}$ |  |  |  |
| MOV [HL],A | $[\mathrm{HL}] \leftarrow \mathrm{A}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |  |  |  |
| MOV [XY],A | $[\mathrm{XY}] \leftarrow \mathrm{A}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 |  |  |  |
| MOV E:[HL],A | $\mathrm{E}:[\mathrm{HL}] \leftarrow \mathrm{A}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | - |  |  |
| MOV E:[XY],A | $\mathrm{E}:[\mathrm{XY}] \leftarrow \mathrm{A}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |  |  |  |
| MOV [HL+],A | $[\mathrm{HL}] \leftarrow \mathrm{A}, \mathrm{HL} \leftarrow \mathrm{HL}+1$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 |  |  | $\checkmark$ |
| MOV [XY+],A | $[\mathrm{XY}] \leftarrow \mathrm{A}, \mathrm{XY} \leftarrow \mathrm{XY}+1$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 |  |  | $\sqrt{ }$ |
| MOV E:[HL+], | $\mathrm{E}:[\mathrm{HL}] \leftarrow \mathrm{A}, \mathrm{HL} \leftarrow \mathrm{HL}+1$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |  |  | $\sqrt{ }$ |
| MOV E:[ | $\mathrm{E}:[\mathrm{XY}] \leftarrow \mathrm{A}, \mathrm{XY}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | - |  | $\checkmark$ |
| MOV $¥$ cur,\#i4 | cur,A $\leftarrow \mathrm{i} 4$ | 1 | 1 | 0 | 1 | 0 | 0 | $i_{3}$ | $\mathrm{i}_{2}$ | $\mathrm{i}_{1}$ | io | $\mathrm{r}_{7}$ | $\mathrm{r}_{6}$ | r | ${ }_{4}$ | $r_{3}$ | $\mathrm{r}_{2}$ | $\mathrm{r}_{1}$ | $\mathrm{r}_{0}$ | $\checkmark$ |  |  |
| MOV [HL],\#i4 | [HL],A $\leftarrow \mathrm{i} 4$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | $\mathrm{i}_{3}$ | $\mathrm{i}_{2}$ | $\mathrm{i}_{1}$ | $\mathrm{i}_{0}$ | $\checkmark$ |  |  |
| MOV [XY], | [XY],Aヶi4 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | $\mathrm{i}_{3}$ | $\mathrm{i}_{2}$ | $\mathrm{i}_{1}$ | $\mathrm{i}_{0}$ | $\sqrt{ }$ |  |  |
| MOV E:[HL],\#i4 | $\mathrm{E}:[\mathrm{HL}], \mathrm{A} \leftarrow \mathrm{i} 4$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | $\mathrm{i}_{3}$ | $\mathrm{i}_{2}$ | $i_{1}$ | $\mathrm{i}_{0}$ | $\checkmark$ |  |  |
| MOV E:[XY],\#i4 | E :[XY],A↔i4 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | $\mathrm{i}_{3}$ | $\mathrm{i}_{2}$ | $\mathrm{i}_{1}$ | $\mathrm{i}_{0}$ | $\checkmark$ |  |  |
| MOV [ | $[\mathrm{HL}], \mathrm{A} \leftarrow \mathrm{i} 4, \mathrm{HL}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | $\mathrm{i}_{3}$ | $\mathrm{i}_{2}$ | $\mathrm{i}_{1}$ | $\mathrm{i}_{0}$ | $\checkmark$ |  | $\checkmark$ |
| MOV [XY+] | $[\mathrm{XY}], \mathrm{A} \leftarrow \mathrm{i} 4, \mathrm{XY} \leftarrow \mathrm{XY}+1$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | $\mathrm{i}_{3}$ | $\mathrm{i}_{2}$ | $i_{1}$ | io | $\sqrt{ }$ |  | $\checkmark$ |
| MOV E:[HL+],\#i4 | $\mathrm{E}:[\mathrm{HL}], \mathrm{A} \leftarrow \mathrm{i} 4, \mathrm{HL} \leftarrow \mathrm{HL}+1$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | $\mathrm{i}_{3}$ | $\mathrm{i}_{2}$ | $i_{1}$ | $i_{0}$ | $\checkmark$ |  | $\checkmark$ |
| MOV E:[XY+],\#i4 | $\mathrm{E}:[\mathrm{XY}], \mathrm{A} \leftarrow \mathrm{i} 4, \mathrm{XY} \leftarrow \mathrm{XY}+1$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | $\mathrm{i}_{3}$ | $\mathrm{i}_{2}$ | $\mathrm{i}_{1}$ | $\mathrm{i}_{0}$ | $\checkmark$ | - | $\checkmark$ |
| MOV A,\#i4 | $A \leftarrow$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | $\mathrm{i}_{3}$ | $\mathrm{i}_{2}$ | $\mathrm{I}_{1}$ | io | $\sqrt{ }$ |  |  |
| MOV A, direc | $A \leftarrow$ direc | 1 | 1 | 1 | 1 | 0 | 1 | $\mathrm{r}_{11}$ | $\mathrm{r}_{10}$ | r9 | $\mathrm{r}_{8}$ | $\mathrm{r}_{7}$ | $r_{6}$ | $\mathrm{r}_{5}$ | $r_{4}$ | $r_{3}$ | $\mathrm{r}_{2}$ | $\mathrm{r}_{1}$ | $r_{0}$ | $\checkmark$ |  |  |
| MOV A,[HL] | $A \leftarrow[\mathrm{HL}]$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | $\checkmark$ |  |  |
| MOV A, [XY] | $A \leftarrow[\mathrm{XY}]$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | $\checkmark$ |  |  |
| MOV A,E:[HL] | $A \leftarrow E:[H L]$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $\checkmark$ |  |  |
| MOV A,E:[XY] | $A \leftarrow E:[X Y]$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | $\sqrt{ }$ |  |  |
| MOV A,[HL+] | $\mathrm{A} \leftarrow[\mathrm{HL}], \mathrm{HL} \leftarrow \mathrm{HL}+1$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | $\sqrt{ }$ |  | $\checkmark$ |
| MOV A, $[\mathrm{XY}+$ ] | $A \leftarrow[X Y], X Y \leftarrow X Y+1$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | $\sqrt{ }$ |  | $\checkmark$ |
| MOV A,E:[HL+] | $A \leftarrow E:[H L], H L \leftarrow H L+1$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | $\checkmark$ | - | $\checkmark$ |
| MOV A, E: $[\mathrm{XY}+$ ] | $A \leftarrow E:[X Y], X Y \leftarrow X Y+1$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | $\sqrt{ }$ |  | $\checkmark$ |
| XCH A,sfr | $A \leftrightarrow s f r ~$ | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | $\mathrm{r}_{7}$ | $r_{6}$ | $r_{5}$ | $r_{4}$ | $r_{3}$ | $\mathrm{r}_{2}$ | $\mathrm{r}_{1}$ | $\mathrm{r}_{0}$ |  |  |  |
| XCH A, ¥cur | A $\leftrightarrow$ cur | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | $\mathrm{r}_{7}$ | $\mathrm{r}_{6}$ | $r_{5}$ | ${ }_{4}$ | $r_{3}$ | $\mathrm{r}_{2}$ | $\mathrm{r}_{1}$ | ro |  |  |  |
| XCH A,[HL] | $A \leftrightarrow[\mathrm{HL}]$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 |  |  |  |
| XCH A, [XY] | $A \leftrightarrow[X Y]$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |  |  |  |
| XCH A,E:[HL] | $A \leftrightarrow E:[H L]$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |  |  |  |
| XCH A,E:[XY] | $A \leftrightarrow E:[X Y]$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |  |  |  |
| XCH A, [HL+] | $A \leftrightarrow[H L], H L \leftarrow H L+1$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 |  |  | $\checkmark$ |
| XCH A, $\mathrm{XY}+$ ] | $A \leftrightarrow[X Y], X Y \leftarrow X Y+1$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | - |  | $\sqrt{ }$ |
| XCH A, E:[HL+] | $A \leftrightarrow E:[H L], H L \leftarrow H L+1$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |  |  | $\checkmark$ |
| XCH A,E:[XY+] | $A \leftrightarrow E:[X Y], X Y \leftarrow X Y+1$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | - |  | $\checkmark$ |

## Rotate Instructions

| MNEMONIC | OPERATION | W | C | INSTRUCTION CODE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | FLAG |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 15 | 14 |  | 312 | 11 | 10 | 9 | 8 |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Z | C | G |
| ROL sfr | $\mathrm{C} \leftarrow\left\{_{3} \mathrm{sfr} 0\right\} \leftarrow \mathrm{C}, \mathrm{A} \leftarrow \mathrm{sfr}$ | 1 | 1 | 0 | 0 | 01 | 0 | 0 | 0 | 1 | 0 | $\mathrm{r}_{7}$ | 7 | $\mathrm{r}_{6}$ | $\mathrm{r}_{5}$ | $r_{4}$ | $\mathrm{r}_{3}$ | $r_{2}$ | $\mathrm{r}_{1}$ | $\mathrm{r}_{0}$ | $\checkmark$ | $\checkmark$ |  |
| ROL $¥$ cur | $\mathrm{C} \leftarrow\left\{_{3} \mathrm{Cur}_{0}\right\} \leftarrow \mathrm{C}, \mathrm{A} \leftarrow$ cur | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | $\mathrm{r}_{7}$ | 7 | $\mathrm{r}_{6}$ | $\mathrm{r}_{5}$ | $\mathrm{r}_{4}$ | $\mathrm{r}_{3}$ | $\mathrm{r}_{2}$ | $r_{1}$ | $\mathrm{r}_{0}$ | $\checkmark$ | $\checkmark$ |  |
| ROL | $\mathrm{C} \leftarrow\left\{_{3}[\mathrm{HL}]_{0}\right\} \leftarrow \mathrm{C}, \mathrm{A} \leftarrow[\mathrm{H}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | $\checkmark$ | $\checkmark$ |  |
| ROL | $\mathrm{C} \leftarrow$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | $\sqrt{ }$ | $\checkmark$ |  |
| ROL E:[HL] | $\mathrm{C} \leftarrow\left\{3 \mathrm{E}:[\mathrm{HL}]_{0}\right\} \leftarrow \mathrm{C}, \mathrm{A} \leftarrow \mathrm{E}:[\mathrm{HL}]$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | $\sqrt{ }$ | $\checkmark$ |  |
| ROL E:[XY] | $\mathrm{C} \leftarrow\left\{3 \mathrm{E}:[\mathrm{XY}]_{0}\right\} \leftarrow \mathrm{C}, \mathrm{A} \leftarrow \mathrm{E}:[\mathrm{XY}]$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | $\checkmark$ | $\checkmark$ |  |
| RO | $\begin{aligned} & \mathrm{C} \leftarrow[3[\mathrm{HLL}] 0<\mathrm{C}, \mathrm{~A} \leftarrow[\mathrm{HL}], \\ & \mathrm{HL} \leftarrow \mathrm{HL+1}, \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| RO | $\begin{aligned} & \mathrm{C} \leftarrow\left[3[\mathrm{XY}]_{0}<\mathrm{C}, \mathrm{~A} \leftarrow[\mathrm{XY}],\right. \\ & \mathrm{XY} \leftarrow \mathrm{XY}+1 \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | $\sqrt{ }$ | $\checkmark$ | $\checkmark$ |
| RO | $\mathrm{C} \longleftarrow\{3 \mathrm{E}:[\mathrm{HL}] 0\} \leftarrow \mathrm{C},$ <br> $A \leftarrow E:[H L], H L \leftarrow H L+1$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | $V$ | $\checkmark$ | $\checkmark$ |
| ROL E: XY | $\begin{aligned} & C \leftarrow\left\{3 \mathrm{E}:[\mathrm{XY}]_{0}\right\} \leftarrow \mathrm{C}, \\ & \mathrm{~A} \leftarrow \mathrm{E}:[\mathrm{XY}], \mathrm{XY} \leftarrow \mathrm{XY}+1 \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | $\sqrt{ }$ | $\checkmark$ | $\checkmark$ |
| ROR sfr | $\mathrm{C} \rightarrow\{3 \mathrm{sfr} 0\} \rightarrow \mathrm{C}, \mathrm{A} \leftarrow \mathrm{sfr}$ | 1 | 1 | 0 | 0 | 01 | 0 | 0 | 0 | 1 | 1 | $\mathrm{r}_{7}$ | 7 | $\mathrm{r}_{6}$ | $r_{5}$ | $\mathrm{r}_{4}$ | $\mathrm{r}_{3}$ | $\mathrm{r}_{2}$ | $\mathrm{r}_{1}$ | $\mathrm{r}_{0}$ | $\sqrt{ }$ | $\checkmark$ |  |
| ROR ¥ cur | $\mathrm{C} \rightarrow\left\{_{3} \mathrm{Cur}_{0}\right\} \rightarrow \mathrm{C}, \mathrm{A} \leftarrow$ cur | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | $\mathrm{r}_{7}$ | 7 | $\mathrm{r}_{6}$ | $\mathrm{r}_{5}$ | $\mathrm{r}_{4}$ | $r_{3}$ | $\mathrm{r}_{2}$ | $\mathrm{r}_{1}$ | $\mathrm{r}_{0}$ | $V$ | $\checkmark$ |  |
| ROR [ HL ] | $\left.\mathrm{C} \rightarrow{ }_{3}[\mathrm{HL}]_{0}\right\} \rightarrow \mathrm{C}, \mathrm{A} \leftarrow[\mathrm{HL}]$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | $\checkmark$ | $\checkmark$ |  |
| ROR [XY] | $\mathrm{C} \rightarrow\left\{_{3}[\mathrm{XY}]_{0}\right\} \rightarrow \mathrm{C}, \mathrm{A} \leftarrow[\mathrm{XY}]$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | $\sqrt{ }$ | $\checkmark$ |  |
| ROR E:[HL] | $C \rightarrow\left\{3 \mathrm{E}:[\mathrm{HL}]_{0}\right\} \rightarrow \mathrm{C}, \mathrm{A} \leftarrow \mathrm{E}:[\mathrm{HL}]$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | $\sqrt{ }$ | $\checkmark$ |  |
| ROR E:[XY] | $\mathrm{C} \rightarrow\left\{_{3} \mathrm{E}:[\mathrm{XY}]_{0}\right\} \rightarrow \mathrm{C}, \mathrm{A} \leftarrow \mathrm{E}:[\mathrm{XY}]$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | $\checkmark$ | $\checkmark$ |  |
| ROR [ $\mathrm{HL}+$ ] | $\begin{aligned} & \mathrm{C} \rightarrow \$_{3}\left[\mathrm{HLL} \mathrm{l}_{0} \rightarrow \mathrm{C}, \mathrm{~A} \leftarrow[\mathrm{HL}],\right. \\ & \mathrm{HL} \leftarrow \mathrm{HL}+1 \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |  | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | $\sqrt{ }$ | $\checkmark$ | $\checkmark$ |
| ROR [ $\mathrm{XY}+$ ] | $\begin{aligned} & C \rightarrow\left\{_{3}[X Y]_{0}\right\} \rightarrow C, A \leftarrow[X Y], \\ & X Y \leftarrow X Y+1 \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |  | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | $\sqrt{ }$ | $\checkmark$ | $\checkmark$ |
| ROR E:[HL+] | $\begin{aligned} & \mathrm{C} \rightarrow\left\{3 \mathrm{E}:[\mathrm{HL}]_{0}\right\} \rightarrow \mathrm{C}, \\ & \mathrm{~A} \leftarrow \mathrm{E}:[\mathrm{HL}], \mathrm{HL} \leftarrow \mathrm{HL}+1 \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |  | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ |
| ROR E: $[\mathrm{XY}+$ ] | $\begin{aligned} & C \rightarrow\left\{3 \mathrm{E}:[\mathrm{XY}]_{0}\right\} \rightarrow C, \\ & \mathrm{~A} \leftarrow \mathrm{E}:[\mathrm{XY}], \mathrm{XY} \leftarrow \mathrm{XY}+1 \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ |

Increment/Decrement Instructions

| MNEMONIC | OPERATION | w |  |  | 15 | INSTRUCTION CODE |  |  |  |  |  |  |  |  |  |  |  |  |  |  | FLAG |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  | 110 | 9 |  | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Z | C | G |
| INC sfr | sfr,Aヶsfr +1 | 1 | 1 | 0 |  | 00 | 01 |  | 0 | 0 | 0 |  | 0 | $\mathrm{r}_{7}$ | $\mathrm{r}_{6}$ | $r_{5}$ | $\mathrm{r}_{4}$ | $\mathrm{r}_{3}$ | $\mathrm{r}_{2}$ | $\mathrm{r}_{1}$ | $\mathrm{r}_{0}$ | $\checkmark$ | $\checkmark$ |  |
| INC ¥ cur | cur,A $\leftarrow \mathrm{cur}+1$ | 1 |  | 0 | 00 | 1 |  | 1 | 0 | 0 |  | 0 | $\mathrm{r}_{7}$ | $\mathrm{r}_{6}$ | $\mathrm{r}_{5}$ | $\mathrm{r}_{4}$ | $\mathrm{r}_{3}$ | $\mathrm{r}_{2}$ | $\mathrm{r}_{1}$ | ro | $\checkmark$ | $\checkmark$ |  |
| INC [HL] | $[\mathrm{HL}], \mathrm{A} \leftarrow[\mathrm{HL}]+1$ | 1 | 1 | 0 | 00 | 0 |  | 0 | 0 | 0 |  | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | $\checkmark$ | $\checkmark$ |  |
| INC [XY] | $[\mathrm{XY}], \mathrm{A} \leftarrow[\mathrm{XY}]+1$ | 1 | 1 | 0 | 00 | 0 |  | 0 | 0 | 0 |  | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | $\checkmark$ | $\checkmark$ |  |
| INC E:[HL] | $\mathrm{E}:[\mathrm{HL}], \mathrm{A} \leftarrow \mathrm{E}:[\mathrm{HL}]+1$ | 1 | 1 | 0 | 00 | 00 |  | 0 | 0 | 0 |  | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $\checkmark$ | $\checkmark$ |  |
| INC E:[XY] | $\mathrm{E}:[\mathrm{XY}], \mathrm{A} \leftarrow \mathrm{E}:[\mathrm{XY}]+1$ | 1 | 1 | 0 | 00 | 00 |  | 0 | 0 | 0 |  | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | $\checkmark$ | $\checkmark$ |  |
| INC [ $\mathrm{HL}+$ ] | $\begin{aligned} & {[\mathrm{HL}], \mathrm{A} \leftarrow[\mathrm{HL}]+1,} \\ & \mathrm{HL} \leftarrow \mathrm{HL}+1 \end{aligned}$ | 1 |  | 0 | 0 | 00 |  | 0 | 0 | 0 |  | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| INC [XY+] | $\begin{aligned} & {[\mathrm{XY}], \mathrm{A} \leftarrow[\mathrm{XY}]+1,} \\ & \mathrm{XY} \leftarrow \mathrm{XY}+1 \end{aligned}$ | 1 |  | 0 | 0 | 00 |  | 0 | 0 | 0 |  | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| INC E:[HL+] | $\begin{aligned} & \mathrm{E}:[\mathrm{HL}], \mathrm{A} \leftarrow \mathrm{E}:[\mathrm{HL}]+1, \\ & \mathrm{HL} \leftarrow \mathrm{HL}+1 \end{aligned}$ | 1 |  | 10 | 0 | 00 |  | 0 | 0 | 0 |  | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| INC E:[XY+] | $\begin{aligned} & \mathrm{E}:[\mathrm{XY}], \mathrm{A} \leftarrow \mathrm{E}:[\mathrm{XY}]+1, \\ & \mathrm{XY} \leftarrow \mathrm{XY}+1 \end{aligned}$ | 1 |  | 10 | 00 | 00 |  | 0 | 0 | 0 |  | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| DEC sfr | sfr,A↔sfr-1 | 1 |  | 10 | 0 | 01 |  | 0 | 0 | 0 |  | 1 | $\mathrm{r}_{7}$ | $\mathrm{r}_{6}$ | $\mathrm{r}_{5}$ | $\mathrm{r}_{4}$ | $\mathrm{r}_{3}$ | $\mathrm{r}_{2}$ | $\mathrm{r}_{1}$ | ro | $\checkmark$ | $\checkmark$ |  |
| DEC $¥ \mathrm{cur}$ | cur,A $\leftarrow$ cur-1 | 1 |  | 0 | 00 | 01 |  | 1 | 00 | 0 |  | 1 | $\mathrm{r}_{7}$ | $\mathrm{r}_{6}$ | $\mathrm{r}_{5}$ | $\mathrm{r}_{4}$ | $\mathrm{r}_{3}$ | $\mathrm{r}_{2}$ | $r_{1}$ | $\mathrm{r}_{0}$ | $\checkmark$ | $\checkmark$ |  |
| DEC [HL] | [HL],A↔[HL]-1 | 1 |  | 10 | 0 | 0 |  | 0 | 0 | 0 |  | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | $\checkmark$ | $\checkmark$ |  |
| DEC [XY] | [XY],A↔[XY]-1 | 1 |  | 10 | 00 | 0 |  | 0 | 0 | 0 |  | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | $\checkmark$ | $\checkmark$ |  |
| DEC E:[HL] | $\mathrm{E}:[\mathrm{HL}], \mathrm{A} \leftarrow \mathrm{E}:[\mathrm{HL}]-1$ | 1 |  | 10 | 0 | 0 |  | 0 | 0 | 0 |  | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | $\checkmark$ | $\checkmark$ | - |
| DEC E:[XY] | $\mathrm{E}:[\mathrm{XY}], \mathrm{A} \leftarrow \mathrm{E}:[\mathrm{XY}]-1$ | 1 |  | 10 | 00 | 00 |  | 0 | 0 | 0 |  | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | $\checkmark$ | $\checkmark$ |  |
| DEC [HL+] | $\begin{aligned} & {[\mathrm{HLL}], \mathrm{A} \leftarrow[\mathrm{HL}]-1,} \\ & \mathrm{HL} \leftarrow \mathrm{HL}+1 \end{aligned}$ | 1 |  | 10 | 0 | 00 |  | 0 | 0 | 0 |  |  | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| DEC [ $\mathrm{XY}+$ ] | $\begin{aligned} & {[X Y], A \leftarrow[X Y]-1,} \\ & X Y \leftarrow X Y+1 \end{aligned}$ | 1 |  | 10 | 0 | 00 |  | 0 | 0 | 0 |  | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| DEC E:[HL+] | $\begin{aligned} & \mathrm{E}:[\mathrm{HL}], \mathrm{A} \leftarrow \mathrm{E}:[\mathrm{HL}]-1, \\ & \mathrm{HL} \leftarrow \mathrm{HL}+1 \end{aligned}$ | 1 |  | 10 | 0 | 00 |  | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| DEC E:[XY+] | $\begin{aligned} & \mathrm{E}:[\mathrm{XY}], \mathrm{A} \leftarrow \mathrm{E}:[\mathrm{XY}]-1, \\ & \mathrm{XY} \leftarrow \mathrm{XY}+1 \end{aligned}$ | 1 |  | 10 | 00 | 00 |  | 0 | 0 | 0 |  |  |  | 0 | 0 | 1 | 1 | 0 | 0 | 1 | $\checkmark$ | $\checkmark$ | $\checkmark$ |

## Arithmetic Instructions

| MNEMONIC | OPERATION | W | C | INSTRUCTION CODE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | FLAG |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 15 | 14 |  | 312 | 11 | 10 | 9 | 8 | 7 | 6 |  | 5 | 4 | 3 | 2 | 1 | 0 | Z | C | G |
| ADD sfr,A | sfr,A $\leftarrow \mathrm{sfr}+\mathrm{A}$ | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | $\mathrm{r}_{7}$ | $\mathrm{r}_{6}$ | 6 | $r_{5}$ | $r_{4}$ | $\mathrm{r}_{3}$ | $\mathrm{r}_{2}$ | $\mathrm{r}_{1}$ | $r_{0}$ | $\checkmark$ | $\checkmark$ |  |
| ADD $¥$ cur,A | cur,A $\leftarrow$ cur + A | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | $\mathrm{r}_{7}$ | $r_{6}$ | 6 | $r_{5}$ | ${ }^{1}$ | $\mathrm{r}_{3}$ | $\mathrm{r}_{2}$ | $\mathrm{r}_{1}$ | $r_{0}$ | $\checkmark$ | $\sqrt{ }$ | - |
| ADD [HL],A | $[\mathrm{HL}], \mathrm{A} \leftarrow[\mathrm{HL}]+\mathrm{A}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |  | 1 | 0 | 0 | 0 | 1 | 0 | $\sqrt{ }$ | $\checkmark$ | - |
| ADD [XY],A | $[X Y], A \leftarrow[X Y]+A$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |  | 1 | 1 | 0 | 0 | 1 | 0 | $\sqrt{ }$ | $\sqrt{ }$ |  |
| ADD E:[HL],A | $\mathrm{E}:[\mathrm{HL}], \mathrm{A} \leftarrow \mathrm{E}:[\mathrm{HL}]+\mathrm{A}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |  | 0 | 0 | 0 | 0 | 1 | 0 | $\sqrt{ }$ | $\sqrt{ }$ | - |
| ADD E:[XY],A | $\mathrm{E}:[\mathrm{XY}], \mathrm{A} \leftarrow \mathrm{E}:[\mathrm{XY}]+\mathrm{A}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |  | 0 | 1 | 0 | 0 | 1 | 0 | $\checkmark$ | $\checkmark$ | - |
| ADD [ $\mathrm{HL}+\mathrm{]}$, A | $\begin{aligned} & {[\mathrm{HL}], \mathrm{A} \leftarrow[\mathrm{HL}]+\mathrm{A},} \\ & \mathrm{HL} \leftarrow \mathrm{HL}+1 \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |  | 1 | 0 | 1 | 0 | 1 | 0 | $\sqrt{ }$ | $\sqrt{ }$ | $\checkmark$ |
| ADD [ $\mathrm{XY}+\mathrm{]}$, A | $\begin{aligned} & {[X Y], A \leftarrow[X Y]+A,} \\ & X Y \leftarrow X Y+1 \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |  | 1 | 1 | 1 | 0 | 1 | 0 | $\sqrt{ }$ | $\sqrt{ }$ | $\checkmark$ |
| ADD E:[HL+],A | $\begin{aligned} & \mathrm{E}:[\mathrm{HL}], \mathrm{A} \leftarrow \mathrm{E}:[\mathrm{HL}]+\mathrm{A}, \\ & \mathrm{HL} \leftarrow \mathrm{HL}+1 \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |  | 0 | 0 | 1 | 0 | 1 | 0 | $\sqrt{ }$ | $\sqrt{ }$ | $\checkmark$ |
| ADD E:[XY+],A | $\begin{aligned} & \mathrm{E}:[\mathrm{XY}], \mathrm{A} \leftarrow \mathrm{E}:[\mathrm{XY}]+\mathrm{A}, \\ & \mathrm{XY} \leftarrow \mathrm{XY}+1 \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |  | 0 | 1 | 1 | 0 | 1 | 0 | $\sqrt{ }$ | $\sqrt{ }$ | $\checkmark$ |
| ADD $¥$ cur,\#i4 | cur,A $\leftarrow$ cur + | 1 | 1 | 1 | 0 | 0 | 0 | $\mathrm{i}_{3}$ | $\mathrm{i}_{2}$ | $\mathrm{i}_{1}$ | $i_{0}$ | $\mathrm{r}_{7}$ | $r_{6}$ |  | $r_{5}$ | $r_{4}$ | $r_{3}$ | $\mathrm{r}_{2}$ | $\mathrm{r}_{1}$ | $r_{0}$ | $\checkmark$ | $\sqrt{ }$ |  |
| ADD [HL],\#i4 | $[\mathrm{HL}], \mathrm{A} \leftarrow[\mathrm{HL}]+\mathrm{i} 4$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |  | 1 | 0 | $\mathrm{I}_{3}$ | $\mathrm{i}_{2}$ | $i_{1}$ | $\mathrm{i}_{0}$ | $\checkmark$ | $\checkmark$ | - |
| ADD [XY],\#i4 | $[\mathrm{XY}], \mathrm{A} \leftarrow[\mathrm{XY}]+\mathrm{i} 4$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |  | 1 | 1 | $\mathrm{i}_{3}$ | $\mathrm{i}_{2}$ | $i_{1}$ | $\mathrm{i}_{0}$ | $\sqrt{ }$ | $\checkmark$ |  |
| ADD E:[HL],\#i4 | $\mathrm{E}:[\mathrm{HL}], \mathrm{A} \leftarrow \mathrm{E}:[\mathrm{HL}]+\mathrm{i} 4$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |  | 0 | 0 | $i_{3}$ | $\mathrm{i}_{2}$ | $i_{1}$ | $i_{0}$ | $\sqrt{ }$ | $\checkmark$ |  |
| ADD E:[XY],\#i4 | $\mathrm{E}:[\mathrm{XY}], \mathrm{A} \leftarrow \mathrm{E}:[\mathrm{XY}]+\mathrm{i}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |  | 0 | 1 | $\mathrm{i}_{3}$ | $\mathrm{i}_{2}$ | $\mathrm{i}_{1}$ | $\mathrm{i}_{0}$ | $\checkmark$ | $\sqrt{ }$ | - |
| ADD [HL+],\#i4 | $\begin{aligned} & {[\mathrm{HL}], \mathrm{A} \leftarrow[\mathrm{HL}]+\mathrm{i} 4,} \\ & \mathrm{HL} \leftarrow \mathrm{HL}+1 \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |  | 1 | 0 | $i_{3}$ | $\mathrm{i}_{2}$ | $i_{1}$ | $i_{0}$ | $V$ | $\checkmark$ | $\checkmark$ |
| ADD [ $X Y+$ ],\#i4 | $\begin{aligned} & {[X Y], A \leftarrow[X Y]+i 4,} \\ & X Y \leftarrow X Y+1 \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |  | 1 | 1 | $\mathrm{i}_{3}$ | $\mathrm{i}_{2}$ | $i_{1}$ | $\mathrm{i}_{0}$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| ADD E:[HL+],\#i4 | $\begin{aligned} & \mathrm{E}:[\mathrm{HL}], \mathrm{A} \leftarrow \mathrm{E}:[\mathrm{HL}]+\mathrm{i} 4, \\ & \mathrm{HL} \leftarrow \mathrm{HL}+1 \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |  | 0 | 0 | $\mathrm{i}_{3}$ | $\mathrm{i}_{2}$ | $i_{1}$ | $\mathrm{i}_{0}$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| ADD E:[XY+],\#i4 | $\begin{aligned} & \mathrm{E}:[\mathrm{XY}], \mathrm{A} \leftarrow \mathrm{E}:[\mathrm{XY}]+\mathrm{i} 4, \\ & \mathrm{XY} \leftarrow \mathrm{XY}+1 \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |  | 0 | 1 | $\mathrm{i}_{3}$ | $\mathrm{i}_{2}$ | $i_{1}$ | $\mathrm{i}_{0}$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| ADC sfr,A | sfr,A $\leftarrow \mathrm{sfr}+\mathrm{A}+\mathrm{C}$ | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | $\mathrm{r}_{7}$ | $r_{6}$ |  | $r_{5}$ | $\mathrm{r}_{4}$ | $\mathrm{r}_{3}$ | $\mathrm{r}_{2}$ | $\mathrm{r}_{1}$ | $\mathrm{r}_{0}$ | $\checkmark$ | $\checkmark$ |  |
| ADC $¥$ cur, A | cur, $\mathrm{A} \leftarrow \mathrm{cur}+\mathrm{A}+\mathrm{C}$ | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | $\mathrm{r}_{7}$ | $r_{6}$ |  | $r_{5}$ | $\mathrm{r}_{4}$ | $\mathrm{r}_{3}$ | $\mathrm{r}_{2}$ | $\mathrm{r}_{1}$ | $\mathrm{r}_{0}$ | $\sqrt{ }$ | $\checkmark$ |  |
| ADC [HL],A | $[\mathrm{HL}], \mathrm{A} \leftarrow[\mathrm{HL}]+\mathrm{A}+\mathrm{C}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |  | 1 | 0 | 0 | 0 | 1 | 1 | $\checkmark$ | $\sqrt{ }$ | - |
| ADC [XY],A | $[\mathrm{XY}], \mathrm{A} \leftarrow[\mathrm{XY}]+\mathrm{A}+\mathrm{C}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | $\sqrt{ }$ | $\checkmark$ |  |
| ADC E:[HL],A | $\mathrm{E}:[\mathrm{HL}], \mathrm{A} \leftarrow \mathrm{E}:[\mathrm{HL}]+\mathrm{A}+\mathrm{C}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |  | 0 | 0 | 0 | 0 | 1 | 1 | $\checkmark$ | $\checkmark$ |  |
| ADC E:[XY],A | $\mathrm{E}:[\mathrm{XY}], \mathrm{A} \leftarrow \mathrm{E}:[\mathrm{XY}]+\mathrm{A}+\mathrm{C}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |  | 0 | 1 | 0 | 0 | 1 | 1 | $\checkmark$ | $\sqrt{ }$ | - |
| ADC [HL+],A | $\begin{aligned} & {[\mathrm{HL}], \mathrm{A} \leftarrow[\mathrm{HL}]+\mathrm{A}+\mathrm{C},} \\ & \mathrm{HL} \leftarrow \mathrm{HL}+1 \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |  | 1 | 0 | 1 | 0 | 1 | 1 | $\sqrt{ }$ | $\sqrt{ }$ | $\checkmark$ |
| ADC [ $\mathrm{XY}+\mathrm{]}$, A | $\begin{aligned} & {[\mathrm{XY}], \mathrm{A} \leftarrow[\mathrm{XY}]+\mathrm{A}+\mathrm{C},} \\ & \mathrm{XY} \leftarrow \mathrm{XY}+1 \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |  | 1 | 1 | 1 | 0 | 1 | 1 | $\sqrt{ }$ | $\sqrt{ }$ | $\checkmark$ |
| ADC E:[HL+],A | $\begin{aligned} & \mathrm{E}:[\mathrm{HL}], \mathrm{A} \leftarrow \mathrm{E}:[\mathrm{HL}]+\mathrm{A}+\mathrm{C}, \\ & \mathrm{HL} \leftarrow \mathrm{HL}+1 \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |  | 0 | 0 | 1 | 0 | 1 | 1 | $\sqrt{ }$ | $\sqrt{ }$ | $\checkmark$ |
| ADC E:[ $\mathrm{XY}+\mathrm{]}$,A | $\begin{aligned} & \mathrm{E}:[\mathrm{XY}], \mathrm{A} \leftarrow \mathrm{E}:[\mathrm{XY}]+\mathrm{A}+\mathrm{C}, \\ & \mathrm{XY} \leftarrow \mathrm{XY}+1 \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | $\checkmark$ | $\sqrt{ }$ | $\checkmark$ |

Arithmetic Instructions (continued)

| MNEMONIC | OPERATION | W | C | INSTRUCTION CODE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | FLAG |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | 51 | 141 |  | 12 |  | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Z | C | G |
| ADCD sfr,A | sfr,A $\leftarrow$ decimal adjustment $\{s f r+A+C\}$ | 1 | 1 |  | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | $\mathrm{r}_{7}$ | $\mathrm{r}_{6}$ | $\mathrm{r}_{5}$ | $r_{4}$ | $r_{3}$ | $\mathrm{r}_{2}$ | $\mathrm{r}_{1}$ | ro | $\sqrt{ }$ | $\sqrt{ }$ |  |
| ADCD $¥ c u r, A$ | cur,A $\leftarrow$ decimal adjustment $\{$ cur $+A+C\}$ | 1 | 1 |  | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | $\mathrm{r}_{7}$ | $\mathrm{r}_{6}$ | $\mathrm{r}_{5}$ | $\mathrm{r}_{4}$ | $r_{3}$ | $\mathrm{r}_{2}$ | $\mathrm{r}_{1}$ | $\mathrm{r}_{0}$ | $\checkmark$ | $\checkmark$ |  |
| ADCD [HL],A | $[\mathrm{HL}], \mathrm{A} \leftarrow$ decimal adjustment $\{[\mathrm{HL}]+\mathrm{A}+\mathrm{C}\}$ | 1 | 1 |  | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | $\sqrt{ }$ | $\checkmark$ |  |
| ADCD [XY],A | [XY],A↔decimal adjustment $\{[X Y]+A+C\}$ | 1 | 1 |  | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | $\checkmark$ | $\checkmark$ |  |
| ADCD E:[HL],A | $\mathrm{E}:[\mathrm{HL}], \mathrm{A} \leftarrow$ decimal adjustment $\{\mathrm{E}:[\mathrm{HL}]+\mathrm{A}+\mathrm{C}\}$ | 1 | 1 |  | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | $\sqrt{ }$ | $\checkmark$ |  |
| ADCD E:[XY],A | $\mathrm{E}:[\mathrm{XY}], \mathrm{A} \leftarrow$ decimal adjustment $\{\mathrm{E}:[\mathrm{XY}]+\mathrm{A}+\mathrm{C}\}$ | 1 | 1 |  | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | $\sqrt{ }$ | $V$ |  |
| ADCD [HL+],A | $\begin{aligned} & {[\mathrm{HL}], \mathrm{A} \leftarrow \text { decimal }} \\ & \text { adjustment }\{[\mathrm{HL}]+\mathrm{A}+\mathrm{C}\}, \\ & \mathrm{HL} \leftarrow \mathrm{HL}+1 \end{aligned}$ | 1 | 1 |  | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| ADCD [XY+] | $[X Y], A \leftarrow$ decimal adjustment $\{[\mathrm{XY}]+\mathrm{A}+\mathrm{C}\}$, $X Y \leftarrow X Y+1$ | 1 | 1 |  | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| ADCD E:[HL+],A | $\mathrm{E}:[\mathrm{HL}], \mathrm{A} \leftarrow$ decimal adjustment $\{\mathrm{E}:[\mathrm{HL}]+\mathrm{A}+\mathrm{C}\}$, $\mathrm{HL} \leftarrow \mathrm{HL}+1$ | 1 | 1 |  | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | $\checkmark$ | $\checkmark$ | $\sqrt{ }$ |
| ADCD E:[XY+],A | $\begin{aligned} & \mathrm{E}:[\mathrm{XY}], \mathrm{A} \leftarrow \text { decimal } \\ & \text { adjustment }\{\mathrm{E}:[\mathrm{XY}]+\mathrm{A}+\mathrm{C}\}, \\ & \mathrm{XY} \leftarrow \mathrm{XY}+1 \end{aligned}$ | 1 | 1 |  | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | $\sqrt{ }$ | $\sqrt{ }$ | $\checkmark$ |
| ADCJ $¥$ cur,n | cur,A $\leftarrow \mathrm{n}$-ary adjustment \{cur+C\} | 1 | 1 |  | 0 | 0 | 0 | 1 | 0 | $\mathrm{n}_{2}$ | $\mathrm{n}_{1}$ | $\mathrm{n}_{0}$ | $\mathrm{r}_{7}$ | $\mathrm{r}_{6}$ | $\mathrm{r}_{5}$ | $r_{4}$ | $r_{3}$ | $\mathrm{r}_{2}$ | $\mathrm{r}_{1}$ | $\mathrm{r}_{0}$ | $\sqrt{ }$ | $V$ |  |
| ADCJ [HL], | $[\mathrm{HL}], \mathrm{A} \leftarrow \mathrm{n}$-ary adjustment $\{[\mathrm{HL}]+\mathrm{C}\}$ | 1 | 1 |  | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | $\mathrm{n}_{2}$ | $\mathrm{n}_{1}$ | $\mathrm{n}_{0}$ | $\sqrt{ }$ | $V$ |  |
| ADCJ [XY],n | $[\mathrm{XY}], A \leftarrow n$-ary adjustment $\{[\mathrm{XY}]+\mathrm{C}\}$ | 1 | 1 |  | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | $\mathrm{n}_{2}$ | $\mathrm{n}_{1}$ | $\mathrm{n}_{0}$ | $\sqrt{ }$ | $\sqrt{ }$ |  |
| ADCJ E:[HL],n | $\mathrm{E}:[\mathrm{HL}], \mathrm{A} \leftarrow \mathrm{n}$-ary adjustment $\{\mathrm{E}:[\mathrm{HL}]+\mathrm{C}\}$ | 1 | 1 |  | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | $\mathrm{n}_{2}$ | $\mathrm{n}_{1}$ | $\mathrm{n}_{0}$ | $\sqrt{ }$ | $\sqrt{ }$ |  |
| ADCJ E:[XY],n | $\mathrm{E}:[\mathrm{XY}], \mathrm{A} \leftarrow \mathrm{n}$-ary adjustment $\{\mathrm{E}:[\mathrm{XY}]+\mathrm{C}\}$ | 1 | 1 |  | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | $\mathrm{n}_{2}$ | $\mathrm{n}_{1}$ | $\mathrm{n}_{0}$ | $\sqrt{ }$ | $\checkmark$ | - |
| ADCJ [ $\mathrm{HL}+$ ], n | $[\mathrm{HL}], \mathrm{A} \leftarrow n$-ary adjustment $\{[\mathrm{HL}]+\mathrm{C}\}, \mathrm{HL} \leftarrow \mathrm{HL}+1$ | 1 | 1 |  | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | $\mathrm{n}_{2}$ | $\mathrm{n}_{1}$ | $\mathrm{n}_{0}$ | $\sqrt{ }$ | $\sqrt{ }$ | $\checkmark$ |
| ADCJ [ $X Y+$ ],n | $[\mathrm{XY}], \mathrm{A} \leftarrow \mathrm{n}$-ary adjustment $\{[X Y]+C\}, X Y \leftarrow X Y+1$ | 1 | 1 |  | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | $\mathrm{n}_{2}$ | $\mathrm{n}_{1}$ | $\mathrm{n}_{0}$ | $\sqrt{ }$ | $\checkmark$ | $\checkmark$ |
| ADCJ E:[HL+],n | $\mathrm{E}:[\mathrm{HL}], \mathrm{A} \leftarrow \mathrm{n}$-ary adjustment $\{\mathrm{E}:[\mathrm{HL}]+\mathrm{C}\}, \mathrm{HL} \leftarrow \mathrm{HL}+1$ | 1 | 1 |  | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | $\mathrm{n}_{2}$ | $\mathrm{n}_{1}$ | $\mathrm{n}_{0}$ | $\sqrt{ }$ | $\checkmark$ | $\checkmark$ |
| ADCJ E:[XY+],n | $\mathrm{E}:[\mathrm{XY}], \mathrm{A} \leftarrow \mathrm{n}$-ary adjustment $\{E:[X Y]+C\}, X Y \leftarrow X Y+1$ | 1 | 1 |  | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | $\mathrm{n}_{2}$ | $\mathrm{n}_{1}$ | $\mathrm{n}_{0}$ | $\sqrt{ }$ | $\checkmark$ | $\checkmark$ |

## Arithmetic Instructions (continued)

| MNEMONIC | OPERATION | W | C | INSTRUCTION CODE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | FLAG |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 15 | 14 |  | 312 |  | 10 | 9 | 8 | 7 |  | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Z | C | G |
| SUB sfr,A | $\mathrm{sfr}, \mathrm{A} \leftarrow \mathrm{sfr}-\mathrm{A}$ | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | $r_{7}$ |  | 6 | $r_{5}$ | $\mathrm{r}_{4}$ | $r_{3}$ | $\mathrm{r}_{2}$ | $\mathrm{r}_{1}$ | $\mathrm{r}_{0}$ | $\checkmark$ | $\sqrt{ }$ |  |
| SUB $¥$ cur,A | cur,A $\leftarrow$ cur-A | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | ${ }_{7}$ |  | $r^{6}$ | $r_{5}$ | $r_{4}$ | $r_{3}$ | $\mathrm{r}_{2}$ | $\mathrm{r}_{1}$ | $\mathrm{r}_{0}$ | $\checkmark$ | $\checkmark$ |  |
| SUB [HL],A | $[\mathrm{HL}], \mathrm{A} \leftarrow[\mathrm{HL}]-\mathrm{A}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |  | 0 | 1 | 0 | 0 | 1 | 0 | 1 | $\checkmark$ | $\checkmark$ |  |
| SUB [XY],A | $[\mathrm{XY}], \mathrm{A} \leftarrow[\mathrm{XY}]-\mathrm{A}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |  | 0 | 1 | 1 | 0 | 1 | 0 | 1 | $\checkmark$ | $\checkmark$ |  |
| SUB E:[HL],A | $\mathrm{E}:[\mathrm{HL}], \mathrm{A} \leftarrow \mathrm{E}:[\mathrm{HL}]-\mathrm{A}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |  | 0 | 0 | 0 | 0 | 1 | 0 | 1 | $\sqrt{ }$ | $\checkmark$ |  |
| SUB E | $\mathrm{E}:[\mathrm{XY}], \mathrm{A} \leftarrow \mathrm{E}:[\mathrm{XY}]$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |  | 0 | 0 | 1 | 0 | 1 | 0 | 1 | $\checkmark$ | $\checkmark$ | - |
| SUB [HL+],A | $\begin{aligned} & {[\mathrm{HL}], \mathrm{A} \leftarrow[\mathrm{HL}]-\mathrm{A},} \\ & \mathrm{HL} \leftarrow \mathrm{HL}+1 \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |  | 0 | 1 | 0 | 1 | 1 | 0 | 1 | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| SUB [ $X Y+], A$ | $\begin{aligned} & {[X Y], A \leftarrow[X Y]-A,} \\ & X Y \leftarrow X Y+1 \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |  | 0 | 1 | 1 | 1 | 1 | 0 | 1 | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| SUB E:[HL+],A | $\begin{aligned} & \mathrm{E}:[\mathrm{HL}], \mathrm{A} \leftarrow \mathrm{E}:[\mathrm{HL}]-\mathrm{A}, \\ & \mathrm{HL} \leftarrow \mathrm{HL}+1 \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |  | 0 | 0 | 0 | 1 | 1 | 0 | 1 | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| SUB E:[XY+],A | $\begin{aligned} & \mathrm{E}:[\mathrm{XY}], \mathrm{A} \leftarrow \mathrm{E}:[\mathrm{XY}]-\mathrm{A}, \\ & \mathrm{XY} \leftarrow \mathrm{XY}+1 \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |  | 0 | 0 | 1 | 1 | 1 | 0 | 1 | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| SUB $¥$ cur,\#i4 | cur,A↔Cur-i4 | 1 | 1 | 1 | 0 | 0 | 1 | $\mathrm{i}_{3}$ | $\mathrm{i}_{2}$ | $i_{1}$ | io | $\mathrm{r}_{7}$ |  | 6 | $r_{5}$ | $\mathrm{r}_{4}$ | $\mathrm{r}_{3}$ | $\mathrm{r}_{2}$ | $\mathrm{r}_{1}$ | $\mathrm{r}_{0}$ | $\checkmark$ | $\sqrt{ }$ |  |
| SUB [HL],\#i4 | $[\mathrm{HL}], \mathrm{A} \leftarrow[\mathrm{HL}]-\mathrm{i} 4$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |  | 0 | 1 | 0 | $i_{3}$ | $\mathrm{i}_{2}$ | $i_{1}$ | $\mathrm{i}_{0}$ | $V$ | $\sqrt{ }$ |  |
| SUB [ | $[\mathrm{XY}], \mathrm{A} \leftarrow[\mathrm{XY}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |  | 0 | 1 | 1 | $\mathrm{i}_{3}$ | $\mathrm{i}_{2}$ | $i_{1}$ | $\mathrm{i}_{0}$ | $\sqrt{ }$ | $\checkmark$ |  |
| SUB E:[HL],\#i | $\mathrm{E}:[\mathrm{HL}], \mathrm{A} \leftarrow \mathrm{E}:[\mathrm{HL}]-\mathrm{i}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |  | 0 | 0 | 0 | $\mathrm{i}_{3}$ | $\mathrm{i}_{2}$ | $\mathrm{i}_{1}$ | $\mathrm{i}_{0}$ | $\checkmark$ | $\checkmark$ |  |
| SUB E:[XY],\#i4 | $\mathrm{E}:[\mathrm{XY}], \mathrm{A} \leftarrow \mathrm{E}:[\mathrm{XY}]-\mathrm{i} 4$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |  | 0 | 0 | 1 | $\mathrm{I}_{3}$ | $\mathrm{i}_{2}$ | $\mathrm{i}_{1}$ | $\mathrm{i}_{0}$ | $\checkmark$ | $\checkmark$ |  |
| SUB [HL | $\begin{aligned} & {[\mathrm{HL}], \mathrm{A} \leftarrow[\mathrm{HL}]-\mathrm{i} 4,} \\ & \mathrm{HL} \leftarrow \mathrm{HL}+1 \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |  | 0 | 1 | 0 | $\mathrm{i}_{3}$ | $\mathrm{i}_{2}$ | $i_{1}$ | $\mathrm{i}_{0}$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| SUB [XY+ | $\begin{aligned} & {[\mathrm{XY}], \mathrm{A} \leftarrow[\mathrm{XY}]-\mathrm{i} 4,} \\ & \mathrm{XY} \leftarrow \mathrm{XY}+1 \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |  | 0 | 1 | 1 | $\mathrm{i}_{3}$ | $\mathrm{i}_{2}$ | $i_{1}$ | $\mathrm{i}_{0}$ | $V$ | $\sqrt{ }$ | $\checkmark$ |
| SUB E:[HL+],\#i4 | $\begin{aligned} & \mathrm{E}:[\mathrm{HL}], \mathrm{A} \leftarrow \mathrm{E}:[\mathrm{HL}]-\mathrm{i} 4, \\ & \mathrm{HL} \leftarrow \mathrm{HL}+1 \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |  | 0 | 0 | 0 | $\mathrm{i}_{3}$ | $\mathrm{i}_{2}$ | $i_{1}$ | $\mathrm{i}_{0}$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| SUB E:[XY+],\#i4 | $\begin{aligned} & \mathrm{E}:[\mathrm{XY}], \mathrm{A} \leftarrow \mathrm{E}:[\mathrm{XY}]-\mathrm{i} 4, \\ & \mathrm{XY} \leftarrow \mathrm{XY}+1 \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |  | 0 | 0 | 1 | $\mathrm{i}_{3}$ | $\mathrm{i}_{2}$ | $\mathrm{i}_{1}$ | $\mathrm{i}_{0}$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| SBC sfr,A | sfr,A↔sfr-A-C | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | $r_{7}$ |  | $r^{6}$ | $r_{5}$ | $r_{4}$ | $r_{3}$ | $\mathrm{r}_{2}$ | $\mathrm{r}_{1}$ | $\mathrm{r}_{0}$ | $\checkmark$ | $\checkmark$ |  |
| SBC $¥$ cur,A | cur,A $\leftarrow$ cur-A-C | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | $\mathrm{r}_{7}$ |  | r | $\mathrm{r}_{5}$ | $\mathrm{r}_{4}$ | $\mathrm{r}_{3}$ | $\mathrm{r}_{2}$ | $\mathrm{r}_{1}$ | ro | $\checkmark$ | $\checkmark$ |  |
| SBC [HL],A | $[\mathrm{HL}], \mathrm{A} \leftarrow[\mathrm{HL}]-\mathrm{A}-\mathrm{C}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |  | 0 | 1 | 0 | 0 | 1 | 1 | 0 | $\checkmark$ | $\checkmark$ |  |
| SBC [XY],A | $[\mathrm{XY}], \mathrm{A} \leftarrow[\mathrm{XY}]-\mathrm{A}-\mathrm{C}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |  | 0 | 1 | 1 | 0 | 1 | 1 | 0 | $\checkmark$ | $\checkmark$ |  |
| SBC E:[HL],A | $\mathrm{E}:[\mathrm{HL}], \mathrm{A} \leftarrow \mathrm{E}:[\mathrm{HL}]-\mathrm{A}-\mathrm{C}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |  | 0 | 0 | 0 | 0 | 1 | 1 | 0 | $\checkmark$ | $\checkmark$ |  |
| SBC E:[XY],A | $\mathrm{E}:[\mathrm{XY}], \mathrm{A} \leftarrow \mathrm{E}:[\mathrm{XY}]-\mathrm{A}-\mathrm{C}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |  | 0 | 0 | 1 | 0 | 1 | 1 | 0 | $\sqrt{ }$ | $\checkmark$ | - |
| SBC [HL+],A | $\begin{aligned} & {[\mathrm{HL}], \mathrm{A} \leftarrow[\mathrm{HL}]-\mathrm{A}-\mathrm{C},} \\ & \mathrm{HL} \leftarrow \mathrm{HL}+1 \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |  | 0 | 1 | 0 | 1 | 1 | 1 | 0 | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| SBC [XY+],A | $\begin{aligned} & {[\mathrm{XY}], \mathrm{A} \leftarrow[\mathrm{XY}]-\mathrm{A}-\mathrm{C},} \\ & \mathrm{XY} \leftarrow \mathrm{XY}+1 \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |  | 0 | 1 | 1 | 1 | 1 | 1 | 0 | $\checkmark$ | $\sqrt{ }$ | $\checkmark$ |
| SBC E:[HL+],A | $\begin{aligned} & \mathrm{E}:[\mathrm{HL}], \mathrm{A} \leftarrow \mathrm{E}:[\mathrm{HL}]-\mathrm{A}-\mathrm{C}, \\ & \mathrm{HL} \leftarrow \mathrm{HL}+1 \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |  | 0 | 0 | 0 | 1 | 1 | 1 | 0 | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| SBC E:[XY+],A | $\begin{aligned} & \mathrm{E}:[\mathrm{XY}], \mathrm{A} \leftarrow \mathrm{E}:[\mathrm{XY}]-\mathrm{A}-\mathrm{C}, \\ & \mathrm{XY} \leftarrow \mathrm{XY}+1 \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |  | 0 | 0 | 1 | 1 | 1 | 1 | 0 | $V$ | $\sqrt{ }$ | $\checkmark$ |

Arithmetic Instructions (continued)

| MNEMONIC | OPERATION | W | C | INSTRUCTION CODE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | FLAG |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 15 | 514 | 413 | 1312 | 121 |  | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Z | C | G |
| SBCD sfr,A | sfr,A $\leftarrow$ decimal adjustment \{sfr-A-C\} | 1 | 1 | 0 | 00 | 01 | 10 | 0 | 1 | 0 | 0 | 1 | $\mathrm{r}_{7}$ | $r_{6}$ | $r_{5}$ | $\mathrm{r}_{4}$ | $r_{3}$ | $\mathrm{r}_{2}$ | $\mathrm{r}_{1}$ | $\mathrm{r}_{0}$ | $\checkmark$ | $\sqrt{ }$ |  |
| SBCD $¥$ cur,A | cur,A $\leftarrow$ decimal adjustment \{cur-A-C\} | 1 | 1 | 0 | 00 | 01 | 11 | 1 | 1 | 0 | 0 | 1 | $\mathrm{r}_{7}$ | $r_{6}$ | $r_{5}$ | $\mathrm{r}_{4}$ | $r_{3}$ | $\mathrm{r}_{2}$ | $\mathrm{r}_{1}$ | $\mathrm{r}_{0}$ | $\checkmark$ | $\checkmark$ |  |
| SBCD [HL],A | $[\mathrm{HL}], A \leftarrow$ decimal adjustment $\{[\mathrm{HL}]-\mathrm{A}-\mathrm{C}\}$ | 1 | 1 | 0 | 00 | 00 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | $\sqrt{ }$ | $\checkmark$ |  |
| SBCD [XY],A | $[\mathrm{XY}], \mathrm{A} \leftarrow$ decimal adjustment $\{[X Y]-A-C\}$ | 1 | 1 | 0 | 00 | 00 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | $\sqrt{ }$ | $\checkmark$ | - |
| SBCD E:[HL],A | $\mathrm{E}:[\mathrm{HL}], \mathrm{A} \leftarrow$ decimal adjustment $\{\mathrm{E}:[\mathrm{HL}]-\mathrm{A}-\mathrm{C}\}$ | 1 | 1 | 0 | 00 | 00 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | $\checkmark$ | $\checkmark$ |  |
| SBCD E:[XY],A | $\mathrm{E}:[\mathrm{XY}], \mathrm{A} \leftarrow$ decimal adjustment $\{\mathrm{E}:[\mathrm{XY}]-\mathrm{A}-\mathrm{C}\}$ | 1 | 1 | 0 | 00 | 00 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | $\sqrt{ }$ | $\checkmark$ | - |
| SBCD [HL+], | $\begin{aligned} & {[\mathrm{HL}], \mathrm{A} \leftarrow \text { decimal }} \\ & \text { adjustment }\{[\mathrm{HL}]-\mathrm{A}-\mathrm{C}\}, \\ & \mathrm{HL} \mathrm{\leftarrow HL+1} \end{aligned}$ | 1 | 1 | 0 | 00 | 00 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | $\sqrt{ }$ | $\checkmark$ | $\checkmark$ |
| SBCD [XY+], | $[\mathrm{XY}], A \leftarrow$ decimal adjustment $\{[\mathrm{XY}]-\mathrm{A}-\mathrm{C}\}$, $X Y \leftarrow X Y+1$ | 1 | 1 | 0 | 00 | 00 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | $\sqrt{ }$ | $\checkmark$ | $\checkmark$ |
| SBCD E:[HL+],A | $\begin{aligned} & \mathrm{E}:[\mathrm{HL}], \mathrm{A} \leftarrow \text { decimal } \\ & \text { adjustment }\{\mathrm{E}:[\mathrm{HL}]-\mathrm{A}-\mathrm{C}\}, \\ & \mathrm{HL} \mathrm{\leftarrow HL+1} \end{aligned}$ | 1 | 1 | 0 | 00 | 00 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | $\sqrt{ }$ | $\sqrt{ }$ | $\checkmark$ |
| SBCD E:[XY+],A | $\mathrm{E}:[\mathrm{XY}], \mathrm{A} \leftarrow$ decimal adjustment $\{\mathrm{E}:[\mathrm{XY}]-\mathrm{A}-\mathrm{C}\}$, $X Y \leftarrow X Y+1$ | 1 | 1 | 0 | 00 | 00 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | $\sqrt{ }$ | $\checkmark$ | $\checkmark$ |
| SBCJ ¥ $¥ u r$, | cur,A $\leftarrow \mathrm{n}$-ary adjustment \{cur-C\} | 1 | 1 | 0 | 00 | 00 | 0 | 1 | 1 | $\mathrm{n}_{2}$ | $\mathrm{n}_{1}$ | $\mathrm{n}_{0}$ | $\mathrm{r}_{7}$ | $r_{6}$ | $r_{5}$ | $r_{4}$ | $r_{3}$ | $\mathrm{r}_{2}$ | $\mathrm{r}_{1}$ | $r_{0}$ | $\checkmark$ | $\sqrt{ }$ | - |
| SBCJ [HL],n | $[\mathrm{HL}], \mathrm{A} \leftarrow \mathrm{n}$-ary adjustment \{[HL]-C\} | 1 | 1 | 0 | 00 | 00 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | $\mathrm{n}_{2}$ | $\mathrm{n}_{1}$ | $\mathrm{n}_{0}$ | $\checkmark$ | $\sqrt{ }$ |  |
| SBCJ [XY],n | $[\mathrm{XY}], A \leftarrow \mathrm{n}$-ary adjustment $\{[\mathrm{XY}]-\mathrm{C}\}$ | 1 | 1 | 0 | 00 | 00 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | $\mathrm{n}_{2}$ | $\mathrm{n}_{1}$ | $\mathrm{n}_{0}$ | $\checkmark$ | $\sqrt{ }$ |  |
| SBCJ E:[HL],n | E:[HL],A $\leftarrow-$-ary adjustment \{E:[HL]-C | 1 | 1 | 0 | 00 | 00 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | $\mathrm{n}_{2}$ | $\mathrm{n}_{1}$ | $\mathrm{n}_{0}$ | $\checkmark$ | $\sqrt{ }$ |  |
| SBCJ E:[XY],n | $\mathrm{E}:[\mathrm{XY}], A \leftarrow \mathrm{n}$-ary adjustment $\{\mathrm{E}:[\mathrm{XY}]-\mathrm{C}\}$ | 1 | 1 | 0 | 00 | 00 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | $\mathrm{n}_{2}$ | $\mathrm{n}_{1}$ | $\mathrm{n}_{0}$ | $\checkmark$ | $\sqrt{ }$ | - |
| SBCJ [HL+],n | $[\mathrm{HL}], A \leftarrow n$-ary adjustment $\{[\mathrm{HL}]-\mathrm{C}\}, \mathrm{HL} \leftarrow \mathrm{HL}+1$ | 1 | 1 | 0 | 00 | 00 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | $\mathrm{n}_{2}$ | $\mathrm{n}_{1}$ | $\mathrm{n}_{0}$ | $\checkmark$ | $\sqrt{ }$ | $\checkmark$ |
| SBCJ [XY+],n | $[\mathrm{XY}], \mathrm{A} \leftarrow \mathrm{n}$-ary adjustment $\{[X Y]-C\}, X Y \leftarrow X Y+1$ | 1 | 1 | 0 | 00 | 00 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | $\mathrm{n}_{2}$ | $\mathrm{n}_{1}$ | $\mathrm{n}_{0}$ | $\checkmark$ | $\sqrt{ }$ | $\checkmark$ |
| SBCJ E:[HL+],n | $\mathrm{E}:[\mathrm{HL}], \mathrm{A} \leftarrow \mathrm{n}$-ary adjustment $\{\mathrm{E}:[\mathrm{HL}]-\mathrm{C}\}, \mathrm{HL} \leftarrow \mathrm{HL}+1$ | 1 | 1 | 0 | 00 | 00 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | $\mathrm{n}_{2}$ | $\mathrm{n}_{1}$ | $\mathrm{n}_{0}$ | $\checkmark$ | $\sqrt{ }$ | $\checkmark$ |
| SBCJ E:[XY+],n | $\mathrm{E}:[\mathrm{XY}], \mathrm{A} \leftarrow \mathrm{n}$-ary adjustment $\{E:[X Y]-C\}, X Y \leftarrow X Y+1$ | 1 | 1 | 0 | 00 | 00 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | $\mathrm{n}_{2}$ | $\mathrm{n}_{1}$ | $\mathrm{n}_{0}$ | $\sqrt{ }$ | $\sqrt{ }$ | $\checkmark$ |

Compare Instructions

| MNEMONIC | OPERATION | W | C | INSTRUCTION CODE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | FLAG |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 15 | 14 |  | 12 |  | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Z | C | G |
| CMP sfr,A | sfr-A | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | $\mathrm{r}_{7}$ | $\mathrm{r}_{6}$ | $r_{5}$ | $\mathrm{r}_{4}$ | $\mathrm{r}_{3}$ | $\mathrm{r}_{2}$ | $\mathrm{r}_{1}$ | $\mathrm{r}_{0}$ | $\sqrt{ }$ | $\checkmark$ |  |
| CMP $¥$ cur, A | cur-A | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | $\mathrm{r}_{7}$ | $\mathrm{r}_{6}$ | $\mathrm{r}_{5}$ | $\mathrm{r}_{4}$ | $\mathrm{r}_{3}$ | $\mathrm{r}_{2}$ | $\mathrm{r}_{1}$ | $r_{0}$ | $\checkmark$ | $\checkmark$ |  |
| CMP [HL],A | [HL]-A | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | $\sqrt{ }$ | $\sqrt{ }$ |  |
| CMP [XY],A | [XY]-A | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | $\checkmark$ | $\sqrt{ }$ |  |
| CMP E:[HL],A | $\mathrm{E}:[\mathrm{HL}]-\mathrm{A}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | $\checkmark$ | $\checkmark$ |  |
| CMP E:[XY],A | $\mathrm{E}:[\mathrm{XY}]-\mathrm{A}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | $\checkmark$ | $\checkmark$ |  |
| CMP [HL+],A | [HL]-A, HL ¢ HL+1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| CMP [XY+],A | $[X Y]-A, X Y \leftarrow X Y+1$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | $V$ | $\checkmark$ | $\checkmark$ |
| CMP E:[HL+],A | $\mathrm{E}:[\mathrm{HL}]-\mathrm{A}, \mathrm{HL} \leftarrow \mathrm{HL}+1$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| CMP E:[XY+],A | $\mathrm{E}:[\mathrm{XY}]-\mathrm{A}, \mathrm{XY} \leftarrow \mathrm{XY}+1$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| CMP ¥ $\ddagger$ cur,\#i4 | cur-i4 | 1 | 1 | 1 | 0 | 1 | 0 | $\mathrm{i}_{3}$ | $\mathrm{i}_{2}$ | $\mathrm{i}_{1}$ | $\mathrm{i}_{0}$ | $\mathrm{r}_{7}$ | $r_{6}$ | $r_{5}$ | $\mathrm{r}_{4}$ | $\mathrm{r}_{3}$ | $\mathrm{r}_{2}$ | $\mathrm{r}_{1}$ | $\mathrm{r}_{0}$ | $\checkmark$ | $\checkmark$ |  |
| CMP [HL],\#i4 | [HL]-i4 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | $\mathrm{i}_{3}$ | $\mathrm{i}_{2}$ | $i_{1}$ | $i_{0}$ | $\checkmark$ | $\sqrt{ }$ |  |
| CMP [XY],\# | [XY]-i4 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | $\mathrm{i}_{3}$ | $\mathrm{i}_{2}$ | $\mathrm{i}_{1}$ | $\mathrm{i}_{0}$ | $\checkmark$ | $\checkmark$ |  |
| CMP E:[HL],\#i4 | $\mathrm{E}:[\mathrm{HL}]-\mathrm{i} 4$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | $i_{3}$ | $\mathrm{i}_{2}$ | $i_{1}$ | $\mathrm{i}_{0}$ | $\checkmark$ | $\checkmark$ |  |
| CMP E:[XY],\#i4 | E:[XY]-i4 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | $\mathrm{i}_{3}$ | $\mathrm{i}_{2}$ | $\mathrm{i}_{1}$ | $\mathrm{i}_{0}$ | $\checkmark$ | $\checkmark$ | - |
| CMP [HL+],\#i4 | $[\mathrm{HL}]-\mathrm{i} 4, \mathrm{HL} \leftarrow \mathrm{HL}+1$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | $\mathrm{i}_{3}$ | $\mathrm{i}_{2}$ | $\mathrm{i}_{1}$ | $\mathrm{i}_{0}$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| CMP [XY+],\#i4 | $[\mathrm{XY}]-\mathrm{i} 4, \mathrm{XY} \leftarrow \mathrm{XY}+1$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | $\mathrm{i}_{3}$ | $\mathrm{i}_{2}$ | $i_{1}$ | $\mathrm{i}_{0}$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| CMP E:[HL+],\#i4 | $\mathrm{E}:[\mathrm{HL}]-\mathrm{i} 4, \mathrm{HL} \leftarrow \mathrm{HL}+1$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | $\mathrm{i}_{3}$ | $\mathrm{i}_{2}$ | $\mathrm{i}_{1}$ | $i_{0}$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| CMP E:[XY+],\#i4 | $\mathrm{E}:[\mathrm{XY}]-\mathrm{i} 4, \mathrm{XY} \leftarrow \mathrm{XY}+1$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | $\mathrm{i}_{3}$ | $\mathrm{i}_{2}$ | $\mathrm{i}_{1}$ | $\mathrm{I}_{0}$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |

## Logic Instructions

| MNEMONIC | OPERATION | W | C | INSTRUCTION CODE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | FLAG |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 15 | 14 |  | 312 | 11 | 10 | 9 | 8 |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Z | C | G |
| AND sfr,A | sfr,A $\leftarrow \operatorname{sfr} \wedge \mathrm{A}$ | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | r | ${ }_{7}$ | $\mathrm{r}_{6}$ | $r_{5}$ | $r_{4}$ | $r_{3}$ | $\mathrm{r}_{2}$ | $\mathrm{r}_{1}$ | $\mathrm{r}_{0}$ | $\checkmark$ |  |  |
| AND $¥$ cur,A | cur, $\mathrm{A} \leftarrow \mathrm{cur} \wedge \mathrm{A}$ | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | r | $r_{7}$ | $\mathrm{r}_{6}$ | $\mathrm{r}_{5}$ | $\mathrm{r}_{4}$ | $r_{3}$ | $\mathrm{r}_{2}$ | $\mathrm{r}_{1}$ | $r_{0}$ | $\checkmark$ |  |  |
| AND [HL],A | $[\mathrm{HL}], \mathrm{A} \leftarrow[\mathrm{HL}] \wedge \mathrm{A}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | $\checkmark$ |  |  |
| AND [XY],A | $[\mathrm{XY}], \mathrm{A} \leftarrow[\mathrm{XY}] \wedge \mathrm{A}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | $\checkmark$ |  |  |
| AND E:[HL],A | $\mathrm{E}:[\mathrm{HL}], \mathrm{A} \leftarrow \mathrm{E}:[\mathrm{HL}] \wedge \mathrm{A}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | $\checkmark$ |  |  |
| AND E:[XY],A | $\mathrm{E}:[\mathrm{XY}], \mathrm{A} \leftarrow \mathrm{E}:[\mathrm{XY}] \wedge \mathrm{A}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | $\checkmark$ |  |  |
| AND [HL+],A | $[\mathrm{HL}], \mathrm{A} \leftarrow[\mathrm{HL}] \wedge \mathrm{A},$ $\mathrm{HL} \leftarrow \mathrm{HL}+1$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |  | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | $\checkmark$ | - | $\checkmark$ |
| AND [XY+],A | $\begin{aligned} & {[\mathrm{XY}], \mathrm{A} \leftarrow[\mathrm{XY}] \wedge \mathrm{A},} \\ & \mathrm{XY} \leftarrow \mathrm{XY}+1 \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | $\checkmark$ | - | $\sqrt{ }$ |
| AND E | $\begin{aligned} & \mathrm{E}:[\mathrm{HL}], \mathrm{A} \leftarrow \mathrm{E}:[\mathrm{HL}] \wedge \mathrm{A}, \\ & \mathrm{HL} \leftarrow \mathrm{HL}+1 \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | $\checkmark$ | - | $\checkmark$ |
| AND E | $\begin{aligned} & \mathrm{E}:[\mathrm{XY}], \mathrm{A} \leftarrow \mathrm{E}:[\mathrm{XY}] \wedge \mathrm{A}, \\ & \mathrm{XY} \leftarrow \mathrm{XY}+1 \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | $\checkmark$ | - | $\checkmark$ |
| AND $¥$ cur,\# | cur, $\mathrm{A} \leftarrow \mathrm{cur} \wedge \mathrm{i} 4$ | 1 | 1 | 0 | 1 | 0 | 1 | $i_{3}$ | $\mathrm{i}_{2}$ | $\mathrm{i}_{1}$ | io | r | 7 | $\mathrm{r}_{6}$ | $r_{5}$ | $\mathrm{r}_{4}$ | $r_{3}$ | $\mathrm{r}_{2}$ | $\mathrm{r}_{1}$ | $\mathrm{r}_{0}$ | $\checkmark$ |  |  |
| AND [HL], | $[\mathrm{HL}], \mathrm{A} \leftarrow[\mathrm{HL}]$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | $\mathrm{i}_{3}$ | $\mathrm{i}_{2}$ | $\mathrm{i}_{1}$ | $\mathrm{i}_{0}$ | $\checkmark$ |  |  |
| AND [XY],\# | $[\mathrm{XY}], \mathrm{A} \leftarrow[\mathrm{XY}] \wedge \mathrm{i} 4$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | $\mathrm{I}_{3}$ | $\mathrm{i}_{2}$ | $i_{1}$ | $\mathrm{i}_{0}$ | $\sqrt{ }$ |  |  |
| AND E:[HL],\#i4 | $\mathrm{E}:[\mathrm{HL}], \mathrm{A} \leftarrow \mathrm{E}:[\mathrm{HL}] \wedge \mathrm{i} 4$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | $\mathrm{i}_{3}$ | $\mathrm{i}_{2}$ | $i_{1}$ | $\mathrm{i}_{0}$ | $\sqrt{ }$ |  |  |
| AND E:[XY | $\mathrm{E}:[\mathrm{XY}], \mathrm{A} \leftarrow \mathrm{E}:[\mathrm{XY}]$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | $\mathrm{i}_{3}$ | $\mathrm{i}_{2}$ | $\mathrm{i}_{1}$ | $i_{0}$ | $\checkmark$ |  |  |
| AND [HL+],\#i4 | $\begin{aligned} & {[\mathrm{HL}], \mathrm{A} \leftarrow[\mathrm{HL}] \wedge \mathrm{i} 4,} \\ & \mathrm{HL} \leftarrow \mathrm{HL}+1 \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |  | 0 | 1 | 1 | 0 | $\mathrm{i}_{3}$ | $\mathrm{i}_{2}$ | $\mathrm{i}_{1}$ | $i_{0}$ | $\sqrt{ }$ | - | $\sqrt{ }$ |
| AND [XY+],\#i4 | $\begin{aligned} & {[\mathrm{XY}], \mathrm{A} \leftarrow[\mathrm{XY}] \wedge \mathrm{i} 4,} \\ & \mathrm{XY} \leftarrow \mathrm{XY}+1 \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |  | 0 | 1 | 1 | 1 | $\mathrm{I}_{3}$ | $\mathrm{i}_{2}$ | $\mathrm{i}_{1}$ | $i_{0}$ | $\checkmark$ | - | $\sqrt{ }$ |
| AND E:[HL+],\#i4 | $\begin{aligned} & \mathrm{E}:[\mathrm{HL}], \mathrm{A} \leftarrow \mathrm{E}:[\mathrm{HL}] \wedge \mathrm{i} 4, \\ & \mathrm{HL} \leftarrow \mathrm{HL}+1 \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |  | 0 | 1 | 0 | 0 | $\mathrm{I}_{3}$ | $\mathrm{i}_{2}$ | $\mathrm{i}_{1}$ | $i_{0}$ | $\checkmark$ | - | $\sqrt{ }$ |
| AND E:[XY+],\#i4 | $\begin{aligned} & \mathrm{E}:[\mathrm{XY}], \mathrm{A} \leftarrow \mathrm{E}:[\mathrm{XY}] \wedge \mathrm{i} 4, \\ & \mathrm{XY} \mathrm{XY}+1 \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |  | 0 | 1 | 0 | 1 | $\mathrm{i}_{3}$ | $\mathrm{i}_{2}$ | $\mathrm{i}_{1}$ | $i_{0}$ | $\checkmark$ | - | $\checkmark$ |
| OR sfr,A | sfr,A $\leftarrow \operatorname{sfr} \vee \mathrm{A}$ | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | r | $r_{7}$ | $\mathrm{r}_{6}$ | $r_{5}$ | $r_{4}$ | $r_{3}$ | $\mathrm{r}_{2}$ | $\mathrm{r}_{1}$ | $r_{0}$ | $\checkmark$ |  |  |
| OR $¥$ cur, $A$ | cur, $\mathrm{A} \leftarrow \mathrm{cur} \vee \mathrm{A}$ | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | r | 7 | $\mathrm{r}_{6}$ | $r_{5}$ | $\mathrm{r}_{4}$ | $r_{3}$ | $\mathrm{r}_{2}$ | $\mathrm{r}_{1}$ | $\mathrm{r}_{0}$ | $\checkmark$ |  |  |
| OR [HL], | $[\mathrm{HL}], \mathrm{A} \leftarrow[\mathrm{HL}] \vee \mathrm{A}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | $\sqrt{ }$ |  |  |
| OR [XY],A | $[\mathrm{XY}], \mathrm{A} \leftarrow[\mathrm{XY}] \vee \mathrm{A}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |  | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | $\sqrt{ }$ |  |  |
| OR E:[HL],A | $\mathrm{E}:[\mathrm{HL}], \mathrm{A} \leftarrow \mathrm{E}:[\mathrm{HL}] \vee \mathrm{A}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |  | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | $\checkmark$ |  |  |
| OR E:[XY],A | $\mathrm{E}:[\mathrm{XY}], \mathrm{A} \leftarrow \mathrm{E}:[\mathrm{XY}] \vee \mathrm{A}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |  | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | $\checkmark$ |  |  |
| OR [HL+], A | $\begin{aligned} & {[\mathrm{HL}], \mathrm{A} \leftarrow[\mathrm{HL}] \vee \mathrm{A},} \\ & \mathrm{HL} \leftarrow \mathrm{HL}+1 \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |  | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | $\sqrt{ }$ | - | $\checkmark$ |
| OR [ $\mathrm{XY}+\mathrm{l}, \mathrm{A}$ | $\begin{aligned} & {[X Y], A \leftarrow[X Y] \vee A,} \\ & X Y \leftarrow X Y+1 \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |  | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | $\sqrt{ }$ | - | $\checkmark$ |
| OR E:[HL+],A | $\begin{aligned} & \mathrm{E}:[\mathrm{HL}], \mathrm{A} \leftarrow \mathrm{E}:[\mathrm{HL}] \vee \mathrm{A}, \\ & \mathrm{HL} \leftarrow \mathrm{HL}+1 \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |  | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | $\sqrt{ }$ | - | $\checkmark$ |
| OR E: $[\mathrm{XY}+\mathrm{+}, \mathrm{~A}$ | $\begin{aligned} & \mathrm{E}:[\mathrm{XY}], \mathrm{A} \leftarrow \mathrm{E}:[\mathrm{XY}] \vee \mathrm{A}, \\ & \mathrm{XY} \leftarrow \mathrm{XY}+1 \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |  | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | $\sqrt{ }$ |  | $\checkmark$ |

## Logic Instructions (continued)

| MNEMONIC | OPERATION | W | C | INSTRUCTION CODE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | FLAG |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 15 | 14 |  | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Z | C | G |
| OR $¥$ cur, | cur,A $\leftarrow$ cur $V$ i4 | 1 | 1 | 0 | 1 | 1 | 0 | $\mathrm{i}_{3}$ | $\mathrm{i}_{2}$ | $\mathrm{i}_{1}$ | $\mathrm{i}_{0}$ | $\mathrm{r}_{7}$ | $\mathrm{r}_{6}$ | $\mathrm{r}_{5}$ | $\mathrm{r}_{4}$ | $\mathrm{r}_{3}$ | $\mathrm{r}_{2}$ | $\mathrm{r}_{1}$ | $\mathrm{r}_{0}$ | $\checkmark$ |  |  |
| OR [HL], \# | $[H L], A \leftarrow[H L] \vee i 4$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | $\mathrm{i}_{3}$ | $\mathrm{I}_{2}$ | 1 | $\mathrm{i}_{0}$ | $\checkmark$ |  |  |
| OR [XY] | $[\mathrm{XY}], \mathrm{A} \leftarrow[\mathrm{XY}] \vee \mathrm{i} 4$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | $\mathrm{i}_{3}$ | 12 | 1 | io | $\checkmark$ |  |  |
| OR E:[HL],\# | $\mathrm{E}:[\mathrm{HL}], \mathrm{A} \leftarrow \mathrm{E}:[\mathrm{HL}] \mathrm{V}$ i4 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | $\mathrm{i}_{3}$ | $\mathrm{I}_{2}$ | $i_{1}$ | $\mathrm{i}_{0}$ | $\checkmark$ |  |  |
| OR E:[XY],\#i4 | $\mathrm{E}:[\mathrm{XY}], \mathrm{A} \leftarrow \mathrm{E}:[\mathrm{XY}] \mathrm{V} \mathrm{i} 4$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | $\mathrm{i}_{3}$ | $\mathrm{i}_{2}$ | $i_{1}$ | $\mathrm{i}_{0}$ | $\checkmark$ |  |  |
| OR [HL+],\#i4 | $\begin{aligned} & {[\mathrm{HL}], \mathrm{A} \leftarrow[\mathrm{HL}] \vee \mathrm{i} 4,} \\ & \mathrm{HL} \leftarrow \mathrm{HL}+1 \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | $\mathrm{i}_{3}$ | $\mathrm{i}_{2}$ | $\mathrm{i}_{1}$ | $\mathrm{i}_{0}$ | $\checkmark$ | - | $\checkmark$ |
| OR [XY+],\#i4 | $\begin{aligned} & {[\mathrm{XY}], \mathrm{A} \leftarrow[\mathrm{XY}] \vee \mathrm{V} 4,} \\ & \mathrm{XY} \leftarrow \mathrm{XY}+1 \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | $\mathrm{i}_{3}$ | $\mathrm{i}_{2}$ | $\mathrm{i}_{1}$ | $\mathrm{i}_{0}$ | $\checkmark$ | - | $\checkmark$ |
| OR E:[HL+],\#i4 | $\begin{aligned} & \mathrm{E}:[\mathrm{HL}], \mathrm{A} \leftarrow \mathrm{E}:[\mathrm{HL}] \vee \mathrm{i} 4, \\ & \mathrm{HL} \leftarrow \mathrm{HL}+1 \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | $\mathrm{i}_{3}$ | $\mathrm{i}_{2}$ | $\mathrm{i}_{1}$ | $\mathrm{i}_{0}$ | $\checkmark$ | - | $\checkmark$ |
| OR E:[ | $\begin{aligned} & \mathrm{E}:[\mathrm{XY}], \mathrm{A} \leftarrow \mathrm{E}:[\mathrm{XY}] \vee \mathrm{i} 4, \\ & \mathrm{XY} \leftarrow \mathrm{XY}+1 \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | $\mathrm{i}_{3}$ | $\mathrm{i}_{2}$ | $i_{1}$ | $\mathrm{i}_{0}$ | $\checkmark$ | - | $\checkmark$ |
| XOR sfr, | sfr | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | $\mathrm{r}_{7}$ | $\mathrm{r}_{6}$ | $\mathrm{r}_{5}$ | $\mathrm{r}_{4}$ | $\mathrm{r}_{3}$ | $\mathrm{r}_{2}$ | $\mathrm{r}_{1}$ | $r_{0}$ | $\checkmark$ |  |  |
| XOR $¥$ cur, $A$ | cur,A↔cur $\forall \mathrm{A}$ | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | $\mathrm{r}_{7}$ | $\mathrm{r}_{6}$ | $\mathrm{r}_{5}$ | $\mathrm{r}_{4}$ | $\mathrm{r}_{3}$ | $\mathrm{r}_{2}$ | $\mathrm{r}_{1}$ | $r_{0}$ | $\checkmark$ |  |  |
| XOR [ | $[\mathrm{HL}], \mathrm{A} \leftarrow[\mathrm{HL}] \forall \mathrm{A}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | $\checkmark$ |  |  |
| XOR | $[\mathrm{XY}], \mathrm{A} \leftarrow[\mathrm{XY}]$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | $\sqrt{ }$ |  |  |
| XOR E:[HL],A | $\mathrm{E}:[\mathrm{HL}], \mathrm{A} \leftarrow \mathrm{E}:[\mathrm{HL}] \forall \mathrm{A}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | $\checkmark$ |  |  |
| XOR E | $\mathrm{E}:[\mathrm{XY}], \mathrm{A} \leftarrow \mathrm{E}:[\mathrm{XY}] \forall \mathrm{A}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | $\checkmark$ |  |  |
| XOR [ | $\begin{aligned} & {[\mathrm{HL}], A \leftarrow[\mathrm{HL}] \forall \mathrm{A}, \mathrm{HL} \leftarrow} \\ & \mathrm{HL}+1 \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | $\sqrt{ }$ | - | $\checkmark$ |
| XOR [ | $\begin{aligned} & {[\mathrm{XY}], \mathrm{A} \leftarrow[\mathrm{XY}] \forall \mathrm{A}, \mathrm{XY} \leftarrow} \\ & \mathrm{XY}+1 \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | $\sqrt{ }$ | - | $\checkmark$ |
| XOR E:[ | $\begin{aligned} & \mathrm{E}:[\mathrm{HL}], \mathrm{A} \leftarrow \mathrm{E}:[\mathrm{HL}] \forall \mathrm{A}, \\ & \mathrm{HL} \leftarrow \mathrm{HL}+1 \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | $\checkmark$ | - | $\checkmark$ |
| XOR | $\begin{aligned} & \mathrm{E}:[\mathrm{XY}], \mathrm{A} \leftarrow \mathrm{E}:[\mathrm{XY}] \forall \mathrm{A}, \\ & \mathrm{XY} \leftarrow \mathrm{XY}+1 \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | $\sqrt{ }$ | - | $\checkmark$ |
| XOR $¥$ cur, | cur,A↔cur $\forall \mathrm{i} 4$ | 1 | 1 | 0 | 1 | 1 | 1 | $\mathrm{i}_{3}$ | $\mathrm{i}_{2}$ | $\mathrm{i}_{1}$ | $\mathrm{i}_{0}$ | $\mathrm{r}_{7}$ | $\mathrm{r}_{6}$ | $\mathrm{r}_{5}$ | $\mathrm{r}_{4}$ | $\mathrm{r}_{3}$ | $\mathrm{r}_{2}$ | $\mathrm{r}_{1}$ | $r_{0}$ | $\checkmark$ |  |  |
| XOR [HL], | $[\mathrm{HL}], \mathrm{A} \leftarrow[\mathrm{HL}]$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | $\mathrm{i}_{3}$ | $\mathrm{i}_{2}$ | $\mathrm{i}_{1}$ | $\mathrm{i}_{0}$ | $\checkmark$ |  |  |
| XOR [XY],\#i4 | $[\mathrm{XY}], \mathrm{A} \leftarrow[\mathrm{XY}] \forall \mathrm{i} 4$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | $\mathrm{i}_{3}$ | $\mathrm{i}_{2}$ | $\mathrm{i}_{1}$ | $\mathrm{i}_{0}$ | $\checkmark$ |  |  |
| XOR E:[HL],\#i4 | $\mathrm{E}:[\mathrm{HL}], \mathrm{A} \leftarrow \mathrm{E}:[\mathrm{HL}] \forall \mathrm{i} 4$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | $\mathrm{i}_{3}$ | $\mathrm{i}_{2}$ | $\mathrm{i}_{1}$ | $i_{0}$ | $\checkmark$ |  |  |
| XOR E:[XY],\#i4 | $\mathrm{E}:[\mathrm{XY}], \mathrm{A} \leftarrow \mathrm{E}:[\mathrm{XY}] \forall \mathrm{i} 4$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | $\mathrm{i}_{3}$ | $\mathrm{i}_{2}$ | $\mathrm{i}_{1}$ | $\mathrm{i}_{0}$ | $\checkmark$ |  |  |
| XOR [H | $\begin{aligned} & {[\mathrm{HL}], \mathrm{A} \leftarrow[\mathrm{HL}] \forall \mathrm{i} 4,} \\ & \mathrm{HL} \leftarrow \mathrm{HL}+1 \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | $\mathrm{i}_{3}$ | $\mathrm{i}_{2}$ | $\mathrm{i}_{1}$ | $\mathrm{i}_{0}$ | $\checkmark$ | - | $\checkmark$ |
| XOR [XY+],\#i4 | $\begin{aligned} & {[\mathrm{XY}], \mathrm{A} \leftarrow[\mathrm{XY}] \forall \mathrm{i} 4,} \\ & \mathrm{XY} \leftarrow \mathrm{XY}+1 \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | $\mathrm{i}_{3}$ | $\mathrm{i}_{2}$ | $i_{1}$ | $\mathrm{i}_{0}$ | $\checkmark$ | - | $\checkmark$ |
| XOR E:[HL+],\#i4 | $\begin{aligned} & \mathrm{E}:[\mathrm{HL}], \mathrm{A} \leftarrow \mathrm{E}:[\mathrm{HL}] \forall \mathrm{i} 4, \\ & \mathrm{HL} \leftarrow \mathrm{HL}+1 \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | $\mathrm{i}_{3}$ | $\mathrm{i}_{2}$ | $i_{1}$ | $\mathrm{i}_{0}$ | $\checkmark$ | - | $\checkmark$ |
| XOR E: $[\mathrm{XY}+\mathrm{]}, \# \mathrm{Fi} 4$ | $\begin{aligned} & \mathrm{E}:[\mathrm{XY}], \mathrm{A} \leftarrow \mathrm{E}:[\mathrm{XY}] \forall \mathrm{i} 4, \\ & \mathrm{XY} \leftarrow \mathrm{XY}+1 \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | $\mathrm{i}_{3}$ | $\mathrm{i}_{2}$ | $\mathrm{i}_{1}$ | $i_{0}$ | $\checkmark$ | - | $\checkmark$ |

## Mask Operation Instructions

| MNEMONIC | OPERATION | W | C | INSTRUCTION CODE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | FLAG |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 15 | 51 | 141 |  | 12 |  | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Z | C | G |
| MTST sfr,A | Testing of all bits in sfr not masked by A | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | $\mathrm{r}_{7}$ | $r_{6}$ | $\mathrm{r}_{5}$ | $\mathrm{r}_{4}$ | $\mathrm{r}_{3}$ | $\mathrm{r}_{2}$ | $\mathrm{r}_{1}$ | $r_{0}$ | $V$ |  |  |
| MTST $\ddagger$ cur,A | Testing of all bits in cur not masked by A | 1 | 1 | 0 | 00 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | $\mathrm{r}_{7}$ | $r_{6}$ | $\mathrm{r}_{5}$ | $\mathrm{r}_{4}$ | $\mathrm{r}_{3}$ | $\mathrm{r}_{2}$ | $\mathrm{r}_{1}$ | $r_{0}$ | $\sqrt{ }$ |  |  |
| MTST [HL],A | Testing of all bits in [HL] not masked by A | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | $\sqrt{ }$ |  |  |
| MTST [XY],A | Testing of all bits in [XY] not masked by A | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | $\checkmark$ |  |  |
| MTST E:[HL],A | Testing of all bits in $\mathrm{E}:[\mathrm{HL}]$ not masked by A | 1 | 1 | 0 | 00 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | $\sqrt{ }$ |  |  |
| MTST E:[XY],A | Testing of all bits in $\mathrm{E}:[\mathrm{XY}]$ not masked by A | 1 | 1 | 0 | 00 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | $\sqrt{ }$ |  |  |
| MTST [HL+], | Testing of all bits in [HL] not masked by A, $\mathrm{HL} \leftarrow \mathrm{HL}+1$ | 1 | 1 | 0 | 00 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | $\sqrt{ }$ | - | $\checkmark$ |
| MTST [XY+ | Testing of all bits in [XY] not masked by A, $X Y \leftarrow X Y+1$ | 1 | 1 | 0 | 00 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | $\sqrt{ }$ |  | $\checkmark$ |
| MTST E:[HL+],A | Testing of all bits in $\mathrm{E}:[\mathrm{HL}]$ not masked by A, $\mathrm{HL} \leftarrow \mathrm{HL}+1$ | 1 | 1 | 0 | 00 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | $\sqrt{ }$ |  | $\checkmark$ |
| MTST E:[XY+],A | Testing of all bits in $\mathrm{E}:[\mathrm{XY}]$ not masked by A , $X Y \leftarrow X Y+1$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | $\sqrt{ }$ |  | $\checkmark$ |
| MTST $¥$ | Testing of bits in cur not masked by \#m | 1 | 1 | 1 | 1 | 0 | 1 | 1 | $\mathrm{m}_{3}$ | $\mathrm{m}_{2}$ | $\mathrm{m}_{1}$ | $\mathrm{m}_{0}$ | $\mathrm{r}_{7}$ | $r_{6}$ | $r_{5}$ | $\mathrm{r}_{4}$ | $r_{3}$ | $\mathrm{r}_{2}$ | $\mathrm{r}_{1}$ | $\mathrm{r}_{0}$ | $V$ |  |  |
| MTST [HL],\#m | Testing of all bits in [HL] not masked by \#m | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | $\mathrm{m}_{3}$ | $\mathrm{m}_{2}$ | $\mathrm{m}_{1}$ | $\mathrm{m}_{0}$ | $V$ |  |  |
| MTST [XY],\#m | Testing of all bits in [XY] not masked by \#m | 1 | 1 | 0 | 00 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | $\mathrm{m}_{3}$ | $\mathrm{m}_{2}$ | $\mathrm{m}_{1}$ | $\mathrm{m}_{0}$ | $\sqrt{ }$ |  |  |
| MTST E:[HL],\#m | Testing of all bits in E:[HL] not masked by \#m | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | $\mathrm{m}_{3}$ | $\mathrm{m}_{2}$ |  | $\mathrm{m}_{0}$ | $\checkmark$ |  |  |
| MTST E:[XY],\#m | Testing of all bits in E:[XY] not masked by \#m | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | $\mathrm{m}_{3}$ | $\mathrm{m}_{2}$ |  | $\mathrm{m}_{0}$ | $\sqrt{ }$ |  |  |
| MTST [HL+],\#m | Testing of all bits in [HL] not masked by \#m, $\mathrm{HL} \leftarrow \mathrm{HL}+1$ | 1 | 1 | 0 | 00 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | $\mathrm{m}_{3}$ | $\mathrm{m}_{2}$ |  |  | $\sqrt{ }$ |  | $\sqrt{ }$ |
| MTST [XY+],\#m | $\begin{aligned} & \text { Testing of all bits in }[\mathrm{XY}] \\ & \text { not masked by \#m, } \\ & \mathrm{XY} \leftarrow \mathrm{XY}+1 \end{aligned}$ | 1 | 1 | 0 | 00 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | $\mathrm{m}_{3}$ |  |  |  | $\checkmark$ | - | $\sqrt{ }$ |
| $\begin{aligned} & \text { MTST E:[HL+], } \\ & \# \mathrm{~m} \end{aligned}$ | Testing of all bits in E : [HL] not masked by \#m, $\mathrm{HL} \leftarrow \mathrm{HL}+1$ | 1 | 1 | 0 | 00 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | $\mathrm{m}_{3}$ |  |  | $\mathrm{m}_{0}$ | $\sqrt{ }$ | - | $\sqrt{ }$ |
| $\begin{aligned} & \text { MTST E:[XY+], } \\ & \# \mathrm{~m} \end{aligned}$ | Testing of all bits in E : [XY] not masked by \#m, $X Y \leftarrow X Y+1$ | 1 | 1 |  | 00 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | $\mathrm{m}_{3}$ | $\mathrm{m}_{2}$ | $\mathrm{m}_{1}$ | $\mathrm{m}_{0}$ | $\sqrt{ }$ | - | $\checkmark$ |

## Mask Operation Instructions (continued)

| MNEMONIC | OPERATION | W | C | INSTRUCTION CODE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | FLAG |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 15 | 514 | 413 | 312 | 211 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Z | C | G |
| MCLR $¥ \mathrm{cur}, \# \mathrm{~m}$ | Clearing of all bits in cur not masked by \#m, A $\leftarrow$ cur | 1 | 1 | 0 | D 1 | 10 | 01 | $1 \mathrm{~m}_{3}$ | $\mathrm{m}_{2}$ | $\mathrm{m}_{1}$ | $\mathrm{m}_{0}$ | $\mathrm{r}_{7}$ | $r_{6}$ | $\mathrm{r}_{5}$ | $\mathrm{r}_{4}$ | $r_{3}$ | $\mathrm{r}_{2}$ | $\mathrm{r}_{1}$ | $r_{0}$ | $\sqrt{ }$ |  |  |
| MCLR [HL],\#m | Clearing of all bits in [ HL ] not masked by $\# \mathrm{~m}, \mathrm{~A} \leftarrow[\mathrm{HL}]$ | 1 | 1 | 0 | 0 | 00 | 00 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | $\mathrm{m}_{3}$ | $\mathrm{m}_{2}$ | $\mathrm{m}_{1}$ | $\mathrm{m}_{0}$ | $\checkmark$ |  |  |
| MCLR [XY],\#m | Clearing of all bits in [XY] not masked by $\# \mathrm{~m}, \mathrm{~A} \leftarrow[\mathrm{XY}]$ | 1 | 1 | 0 | 0 | 00 | 00 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | $\mathrm{m}_{3}$ |  | $\mathrm{m}_{1}$ | $\mathrm{m}_{0}$ | $\checkmark$ |  |  |
| MCLR E:[HL],\#m | Clearing of all bits in $\mathrm{E}:[\mathrm{HL}]$ not masked by $\# \mathrm{~m}, \mathrm{~A} \mathrm{E}:[\mathrm{HL}]$ | 1 | 1 | 0 | 0 | 00 | 00 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | $\mathrm{m}_{3}$ | $\mathrm{m}_{2}$ | $\mathrm{m}_{1}$ | $\mathrm{m}_{0}$ | $\checkmark$ |  |  |
| MCLR E:[XY],\#m | Clearing of all bits in $\mathrm{E}:[\mathrm{XY}]$ not masked by $\# \mathrm{~m}, \mathrm{~A} \mathrm{E}:[\mathrm{XY}]$ | 1 | 1 | 0 | 0 | 00 | 00 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | $\mathrm{m}_{3}$ | $\mathrm{m}_{2}$ | $\mathrm{m}_{1}$ | $\mathrm{m}_{0}$ | $\sqrt{ }$ |  | - |
| MCLR [HL+],\#m | Clearing of all bits in [HL] not masked by $\# \mathrm{~m}, \mathrm{~A} \leftarrow[\mathrm{HL}], \mathrm{HL} \leftarrow \mathrm{HL}+1$ | 1 | 1 | 0 | 0 | 00 | 00 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | $\mathrm{m}_{3}$ | $\mathrm{m}_{2}$ | $\mathrm{m}_{1}$ | $\mathrm{m}_{0}$ | $\sqrt{ }$ | - | $\checkmark$ |
| MCLR [XY+],\#m | Clearing of all bits in $[\mathrm{XY}]$ not masked by $\# m, A \leftarrow[X Y], X Y \leftarrow X Y+1$ | 1 | 1 | 0 | 0 | 00 | 00 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | $\mathrm{m}_{3}$ | $\mathrm{m}_{2}$ | $\mathrm{m}_{1}$ | $\mathrm{m}_{0}$ | $\sqrt{ }$ | - | $\sqrt{ }$ |
| $\begin{aligned} & \text { MCLR E:[HL+], } \\ & \# \mathrm{~m} \end{aligned}$ | Clearing of all bits in $\mathrm{E}:[\mathrm{HL}]$ not masked by $\# \mathrm{~m}, \mathrm{~A} \leftarrow \mathrm{E}:[\mathrm{HL}], \mathrm{HL} \leftarrow \mathrm{HL}+1$ | 1 | 1 | 0 | 0 | 00 | 00 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | $\mathrm{m}_{3}$ | $\mathrm{m}_{2}$ | $\mathrm{m}_{1}$ | $\mathrm{m}_{0}$ | $\sqrt{ }$ | - | $\checkmark$ |
| $\begin{aligned} & \text { MCLR E:[XY+], } \\ & \# \mathrm{~m} \end{aligned}$ | Clearing of all bits in $\mathrm{E}:[\mathrm{XY}]$ not masked by $\# \mathrm{~m}, \mathrm{~A} \leftarrow \mathrm{E}:[\mathrm{XY}], \mathrm{XY} \leftarrow \mathrm{XY}+1$ | 1 | 1 | 0 | 0 | 00 | 00 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | $\mathrm{m}_{3}$ | $\mathrm{m}_{2}$ | $\mathrm{m}_{1}$ | $\mathrm{m}_{0}$ | $\sqrt{ }$ | - | $\sqrt{ }$ |

## Mask Operation Instructions (continued)

| MNEMONIC | OPERATION | W |  | INSTRUCTION CODE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | FLAG |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | C |  | 51 | 14 |  |  | 211 | 10 | 9 | 8 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Z | C | G |
| MSET $\ddagger$ cur,\#m | Setting of all bits in cur not masked by \#m, A↔cur | 1 | 1 |  | 0 | 1 | 1 | 0 | 0 m 3 | $\mathrm{m}_{2}$ | $\mathrm{m}_{1}$ |  | $\mathrm{m}_{0}$ | $\mathrm{r}_{7}$ | $r_{6}$ | $r_{5}$ | $r_{4}$ | $r_{3}$ | $\mathrm{r}_{2}$ | $\mathrm{r}_{1}$ | $\mathrm{r}_{0}$ | $\checkmark$ | - |  |
| MSET [HL],\#m | Setting of all bits in [HL] not masked by \#m, $A \leftarrow[\mathrm{HL}]$ | 1 | 1 |  | 0 | 0 | 0 | 0 | 00 | 0 | 1 |  | 0 | 0 | 1 | 1 | 0 | $\mathrm{m}_{3}$ | $\mathrm{m}_{2}$ |  | $\mathrm{m}_{0}$ | $\checkmark$ | - | - |
| MSET [XY],\#m | Setting of all bits in [XY] not masked by \#m, $A \leftarrow[X Y]$ | 1 | 1 |  | 0 | 0 | 0 | 0 | 0 | 0 | 1 |  | 0 | 0 | 1 | 1 | 1 | $\mathrm{m}_{3}$ | $\mathrm{m}_{2}$ | $\mathrm{m}_{1}$ | $\mathrm{m}_{0}$ | $\checkmark$ |  |  |
| MSET E:[HL],\#m | Setting of all bits in E : [HL] not masked by \#m, $A \leftarrow E:[H L]$ | 1 | 1 |  | 0 | 0 | 0 | 0 | 0 | 0 | 1 |  | 0 | 0 | 1 | 0 | 0 | $\mathrm{m}_{3}$ | $\mathrm{m}_{2}$ | $\mathrm{m}_{1}$ | $\mathrm{m}_{0}$ | $\checkmark$ |  |  |
| MSET E:[XY],\#m | Setting of all bits in E : [XY] not masked by \#m, $A \leftarrow E:[X Y]$ | 1 | 1 |  | 0 | 0 | 0 | 0 | 00 | 0 | 1 |  | 0 | 0 | 1 | 0 | 1 | $\mathrm{m}_{3}$ | $\mathrm{m}_{2}$ | $\mathrm{m}_{1}$ | $\mathrm{m}_{0}$ | $\sqrt{ }$ | - | - |
| MSET [HL+],\#m | Setting of all bits in [HL] not masked by \#m, $A \leftarrow[H L], H L \leftarrow H L+1$ | 1 | 1 |  | 0 | 0 | 0 | 0 | 00 | 0 | 1 |  | 1 | 0 | 1 | 1 | 0 | $\mathrm{m}_{3}$ | $\mathrm{m}_{2}$ | $\mathrm{m}_{1}$ | $\mathrm{m}_{0}$ | $\sqrt{ }$ | - | $\checkmark$ |
| MSET [ $\mathrm{XY}+\mathrm{]}$,\#m | Setting of all bits in [XY] not masked by \#m, $A \leftarrow[X Y], X Y \leftarrow X Y+1$ | 1 | 1 |  | 0 | 0 | 0 | 0 | 0 | 0 | 1 |  | 1 | 0 | 1 | 1 | 1 | $\mathrm{m}_{3}$ | $\mathrm{m}_{2}$ | $\mathrm{m}_{1}$ | $\mathrm{m}_{0}$ | $\checkmark$ | - | $\checkmark$ |
| $\begin{aligned} & \text { MSET E:[HL+], } \\ & \# \mathrm{~m} \end{aligned}$ | Setting of all bits in E : [HL] not masked by \#m, $\mathrm{A} \leftarrow \mathrm{E}:[\mathrm{HL}], \mathrm{HL} \leftarrow \mathrm{HL}+1$ | 1 | 1 |  | 0 | 0 | 0 | 0 | 00 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | $\mathrm{m}_{3}$ | $\mathrm{m}_{2}$ | $\mathrm{m}_{1}$ | $\mathrm{m}_{0}$ | $\checkmark$ | - | $\checkmark$ |
| $\begin{aligned} & \text { MSET E:[XY+], } \\ & \# \mathrm{~m} \end{aligned}$ | Setting of all bits in E : [XY] not masked by \#m, $A \leftarrow E:[X Y], X Y \leftarrow X Y+1$ | 1 | 1 |  | 0 | 0 | 0 | 0 | 0 | 0 | 1 |  | 1 | 0 | 1 | 0 | 1 | $\mathrm{m}_{3}$ | $\mathrm{m}_{2}$ |  | $\mathrm{m}_{0}$ | $\checkmark$ | - | $\checkmark$ |

## Mask Operation Instructions (continued)

| MNEMONIC | OPERATION | W | C |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | FLAG |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | 15 | 14 | 13 | 12 |  | 10 | 9 |  | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Z | C | G |
| MNOT ¥ $\ddagger$ ur,\#m | Inverting of all bits in cur not masked by \#m, A↔cur | 1 | 1 |  | 0 | 1 | 1 | 1 | $\mathrm{m}_{3}$ | $\mathrm{m}_{2}$ | $\mathrm{m}_{1}$ |  | $\mathrm{m}_{0}$ | ${ }_{7}$ | $r_{6}$ | $\mathrm{r}_{5}$ | $\mathrm{r}_{4}$ | $r_{3}$ | $\mathrm{r}_{2}$ | $\mathrm{r}_{1}$ | $\mathrm{r}_{0}$ | $\sqrt{ }$ |  |  |
| MNOT [HL],\#m | Inverting of all bits in [HL] not masked by \#m, $A \leftarrow[\mathrm{HL}]$ | 1 | 1 |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 1 | 1 | 0 | $\mathrm{m}_{3}$ | $\mathrm{m}_{2}$ | $\mathrm{m}_{1}$ | $\mathrm{m}_{0}$ | $\sqrt{ }$ |  | - |
| MNOT [XY],\#m | Inverting of all bits in [XY] not masked by \#m, $A \leftarrow[X Y]$ | 1 | 1 |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 1 | 1 | 1 | $\mathrm{m}_{3}$ | $\mathrm{m}_{2}$ | $\mathrm{m}_{1}$ | $\mathrm{m}_{0}$ | $\checkmark$ |  |  |
| MNOT E:[HL],\#m | Inverting of all bits in E : [HL] not masked by \#m, $A \leftarrow E:[H L]$ | 1 | 1 |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 1 | 0 | 0 | $\mathrm{m}_{3}$ | $\mathrm{m}_{2}$ | $\mathrm{m}_{1}$ | $m_{0}$ | $\checkmark$ |  |  |
| MNOT E:[XY],\#m | Inverting of all bits in E : [XY] not masked by \#m, $A \leftarrow E:[X Y]$ | 1 | 1 |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 1 | 0 | 1 | $\mathrm{m}_{3}$ | $\mathrm{m}_{2}$ | $\mathrm{m}_{1}$ | $\mathrm{m}_{0}$ | $\sqrt{ }$ |  | - |
| MNOT [HL+],\#m | Inverting of all bits in [HL] not masked by \#m, $\mathrm{A} \leftarrow[\mathrm{HL}], \mathrm{HL} \leftarrow \mathrm{HL}+1$ | 1 | 1 |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 1 | 0 | 1 | 1 | 0 | $\mathrm{m}_{3}$ | $\mathrm{m}_{2}$ | $\mathrm{m}_{1}$ | $\mathrm{m}_{0}$ | $\checkmark$ | - | $\checkmark$ |
| MNOT [ $\mathrm{XY}+$ ],\#m | Inverting of all bits in [XY] not masked by \#m, $A \leftarrow[X Y], X Y \leftarrow X Y+1$ | 1 | 1 |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 1 | 0 | 1 | 1 | 1 | $\mathrm{m}_{3}$ | $\mathrm{m}_{2}$ |  | $\mathrm{m}_{0}$ | $\sqrt{ }$ | - | $\checkmark$ |
| $\begin{aligned} & \text { MNOT E:[HL+], } \\ & \text { \#m } \end{aligned}$ | Inverting of all bits in E : [HL] not masked by \#m, $\mathrm{A} \leftarrow \mathrm{E}:[\mathrm{HL}], \mathrm{HL} \leftarrow \mathrm{HL}+1$ | 1 | 1 |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 1 | 0 | 1 | 0 | 0 | $\mathrm{m}_{3}$ | $\mathrm{m}_{2}$ |  | $\mathrm{m}_{0}$ | $\sqrt{ }$ | - | $\checkmark$ |
| $\begin{aligned} & \text { MNOT E:[XY+], } \\ & \# \mathrm{~m} \end{aligned}$ | Inverting of all bits in E : [XY] not masked by \#m, $A \leftarrow E:[X Y], X Y \leftarrow X Y+1$ | 1 | 1 |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 1 | 0 | 1 | 0 | 1 | $\mathrm{m}_{3}$ |  | $\mathrm{m}_{1}$ |  | $\checkmark$ | - | $\checkmark$ |

## Bit Operation Instructions

| MNEMONIC | OPERATION | W | C | INSTRUCTION CODE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | FLAG |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 15 | 14 | 13 | 12 |  | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Z | C | G |
| BTST $¥$ cur.n | Bit testing of cur.n | 1 | 1 | 1 | 0 | 1 | 1 | $\mathrm{n}_{3}$ | $\mathrm{n}_{2}$ | $\mathrm{n}_{1}$ | $\mathrm{n}_{0}$ | $\mathrm{r}_{7}$ | $\mathrm{r}_{6}$ | $r_{5}$ | $r_{4}$ | $\mathrm{r}_{3}$ | $\mathrm{r}_{2}$ | $\mathrm{r}_{1}$ | $\mathrm{r}_{0}$ | $\checkmark$ |  |  |
| BTST [HL].n | Bit testing of [HL].n | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | $\mathrm{n}_{3}$ | $\mathrm{n}_{2}$ | $\mathrm{n}_{1}$ | $\mathrm{n}_{0}$ | $\checkmark$ |  |  |
| BTST [XY].n | Bit testing of [XY].n | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | $\mathrm{n}_{3}$ | $\mathrm{n}_{2}$ | $\mathrm{n}_{1}$ | $\mathrm{n}_{0}$ | $\checkmark$ |  |  |
| BTST | Bit testing of E:[HL].n | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | $\mathrm{n}_{3}$ | $\mathrm{n}_{2}$ | $\mathrm{n}_{1}$ | $\mathrm{n}_{0}$ | $\checkmark$ |  |  |
| BTST E | Bit testing of $\mathrm{E}:[\mathrm{XY}] . \mathrm{n}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | $\mathrm{n}_{3}$ | $\mathrm{n}_{2}$ | $\mathrm{n}_{1}$ | $\mathrm{n}_{0}$ | $\checkmark$ |  |  |
| BTS | Bit testing of [HL].n, $\mathrm{HL} \leftarrow \mathrm{HL}+1$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | $\mathrm{n}_{3}$ | $\mathrm{n}_{2}$ | $\mathrm{n}_{1}$ | $\mathrm{n}_{0}$ | $\checkmark$ |  | $\sqrt{ }$ |
| BT | Bit testing of [XY].n, $X Y \leftarrow X Y+1$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | $\mathrm{n}_{3}$ | $\mathrm{n}_{2}$ | $\mathrm{n}_{1}$ | $\mathrm{n}_{0}$ | $\checkmark$ |  | $\checkmark$ |
| BTST E:[HL+].n | Bit testing of $\mathrm{E}:[\mathrm{HL}] . n$, $\mathrm{HL} \leftarrow \mathrm{HL}+1$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | $\mathrm{n}_{3}$ | $\mathrm{n}_{2}$ | $\mathrm{n}_{1}$ | $\mathrm{n}_{0}$ | $\checkmark$ |  | $\checkmark$ |
| BT | Bit testing of $\mathrm{E}:[\mathrm{XY}] . n$, $X Y \leftarrow X Y+1$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | $\mathrm{n}_{3}$ | $\mathrm{n}_{2}$ | $\mathrm{n}_{1}$ | $\mathrm{n}_{0}$ | $V$ |  | $\checkmark$ |
| BCLR $¥$ cur.n | cur.n $\leftarrow 0, A \leftarrow$ cur | 1 | 1 | 0 | 1 | 0 | 1 | $\mathrm{n}_{3}$ | $\mathrm{n}_{2}$ | $\mathrm{n}_{1}$ | $\mathrm{n}_{0}$ | $\mathrm{r}_{7}$ | $\mathrm{r}_{6}$ | $\mathrm{r}_{5}$ | $\mathrm{r}_{4}$ | $\mathrm{r}_{3}$ | $\mathrm{r}_{2}$ | $\mathrm{r}_{1}$ | $r_{0}$ | $\checkmark$ |  |  |
| BCLR [HL] | $[\mathrm{HL}] . \mathrm{n} \leftarrow 0, \mathrm{~A} \leftarrow[\mathrm{HL}]$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | $\mathrm{n}_{3}$ | $\mathrm{n}_{2}$ | $\mathrm{n}_{1}$ | $\mathrm{n}_{0}$ | $\checkmark$ |  |  |
| BCLR [XY] | $[\mathrm{XY}] . \mathrm{n} \leftarrow 0, \mathrm{~A} \leftarrow[\mathrm{XY}]$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | $\mathrm{n}_{3}$ | $\mathrm{n}_{2}$ | $\mathrm{n}_{1}$ | $\mathrm{n}_{0}$ | $\checkmark$ |  |  |
| BCLR E:[HL] | $\mathrm{E}:[\mathrm{HL}] . \mathrm{n} \leftarrow 0, \mathrm{~A} \leftarrow \mathrm{E}:[\mathrm{HL}]$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | $\mathrm{n}_{3}$ | $\mathrm{n}_{2}$ | $\mathrm{n}_{1}$ | $\mathrm{n}_{0}$ | $\sqrt{ }$ |  |  |
| BCLR E:[XY] | $\mathrm{E}:[\mathrm{XY}] . \mathrm{n} \leftarrow 0, \mathrm{~A} \leftarrow \mathrm{E}:[\mathrm{XY}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | $\mathrm{n}_{3}$ | $\mathrm{n}_{2}$ | $\mathrm{n}_{1}$ | $\mathrm{n}_{0}$ | $\checkmark$ |  |  |
| BC | $\begin{aligned} & {[\mathrm{HL}] . \mathrm{n} \leftarrow 0, \mathrm{~A} \leftarrow[\mathrm{HL}],} \\ & \mathrm{HL} \leftarrow \mathrm{HL}+1 \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | $\mathrm{n}_{3}$ | $\mathrm{n}_{2}$ | $\mathrm{n}_{1}$ | $\mathrm{n}_{0}$ | $\sqrt{ }$ | - | $\checkmark$ |
| BCL | $\begin{aligned} & {[X Y] . n \leftarrow 0, A \leftarrow[X Y],} \\ & X Y \leftarrow X Y+1 \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | $\mathrm{n}_{3}$ | $\mathrm{n}_{2}$ | $\mathrm{n}_{1}$ | $\mathrm{n}_{0}$ | $\sqrt{ }$ |  | $\sqrt{ }$ |
| BCLR E:[HL+] | $\begin{aligned} & \mathrm{E}:[\mathrm{HL}] . \mathrm{n} \leftarrow 0, \mathrm{~A} \leftarrow \mathrm{E}:[\mathrm{HL}], \\ & \mathrm{HL} \leftarrow \mathrm{HL}+1 \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | $\mathrm{n}_{3}$ | $\mathrm{n}_{2}$ | $\mathrm{n}_{1}$ | $\mathrm{n}_{0}$ | $\checkmark$ |  | $\sqrt{ }$ |
| BCLR E: | $\begin{aligned} & \mathrm{E}:[\mathrm{XY}] . \mathrm{n} \leftarrow 0, \mathrm{~A} \leftarrow \mathrm{E}:[\mathrm{XY}], \\ & \mathrm{XY} \mathrm{XY}+1 \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | $\mathrm{n}_{3}$ | $\mathrm{n}_{2}$ | $\mathrm{n}_{1}$ | $\mathrm{n}_{0}$ | $\sqrt{ }$ | - | $\sqrt{ }$ |
| BSET $¥$ cur.n | cur.n $\leftarrow 1, A \leftarrow$ cur | 1 | 1 | 0 | 1 | 1 | 0 | $\mathrm{n}_{3}$ | $\mathrm{n}_{2}$ | $\mathrm{n}_{1}$ | $\mathrm{n}_{0}$ | $\mathrm{r}_{7}$ | $\mathrm{r}_{6}$ | $r_{5}$ | $r_{4}$ | $\mathrm{r}_{3}$ | $\mathrm{r}_{2}$ | $\mathrm{r}_{1}$ | $\mathrm{r}_{0}$ | $\checkmark$ |  |  |
| BSET [HL].n | $[\mathrm{HL}] . \mathrm{n} \leftarrow 1, \mathrm{~A} \leftarrow[\mathrm{HL}]$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | $\mathrm{n}_{3}$ | $\mathrm{n}_{2}$ | $\mathrm{n}_{1}$ | $\mathrm{n}_{0}$ | $\sqrt{ }$ |  |  |
| BSET [XY].n | $[\mathrm{XY}] . \mathrm{n} \leftarrow 1, \mathrm{~A} \leftarrow[\mathrm{XY}]$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | $\mathrm{n}_{3}$ | $\mathrm{n}_{2}$ | $\mathrm{n}_{1}$ | $\mathrm{n}_{0}$ | $\checkmark$ |  |  |
| BSET E:[HL].n | $\mathrm{E}:[\mathrm{HL}] . \mathrm{n} \leftarrow 1, \mathrm{~A} \leftarrow \mathrm{E}:[\mathrm{HL}]$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | $\mathrm{n}_{3}$ | $\mathrm{n}_{2}$ | $\mathrm{n}_{1}$ | $\mathrm{n}_{0}$ | $\checkmark$ |  |  |
| BSET E:[XY].n | $\mathrm{E}:[\mathrm{XY}] . \mathrm{n} \leftarrow 1, \mathrm{~A} \leftarrow \mathrm{E}:[\mathrm{XY}]$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | $\mathrm{n}_{3}$ | $\mathrm{n}_{2}$ | $\mathrm{n}_{1}$ | $\mathrm{n}_{0}$ | $\checkmark$ |  |  |
| BSET [HL+] | $\begin{aligned} & {[\mathrm{HL}] . \mathrm{n} \leftarrow 1, \mathrm{~A} \leftarrow[\mathrm{HL}]} \\ & \mathrm{HL} \leftarrow \mathrm{HL}+1 \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | $\mathrm{n}_{3}$ | $\mathrm{n}_{2}$ | $\mathrm{n}_{1}$ | $\mathrm{n}_{0}$ | $\checkmark$ | - | $\checkmark$ |
| BSET [ $\mathrm{XY}+$ ] | $\begin{aligned} & {[X Y] \cdot n \leftarrow 1, A \leftarrow[X Y],} \\ & X Y \leftarrow X Y+1 \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | $\mathrm{n}_{3}$ | $\mathrm{n}_{2}$ | $\mathrm{n}_{1}$ | $\mathrm{n}_{0}$ | $\checkmark$ | - | $\checkmark$ |
| BSET E:[HL+].n | $\begin{aligned} & \mathrm{E}:[\mathrm{HL}] . \mathrm{n} \leftarrow 1, \mathrm{~A} \leftarrow \mathrm{E}:[\mathrm{HL}], \\ & \mathrm{HL} \leftarrow \mathrm{HL}+1 \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | $\mathrm{n}_{3}$ | $\mathrm{n}_{2}$ | $\mathrm{n}_{1}$ | $\mathrm{n}_{0}$ | $\sqrt{ }$ |  | $\checkmark$ |
| BSET E:[XY+].n | $\begin{aligned} & \mathrm{E}:[\mathrm{XY}] . \mathrm{n} \leftarrow 1, \mathrm{~A} \leftarrow \mathrm{E}:[\mathrm{XY}], \\ & \mathrm{XY} \mathrm{XY}+1 \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | $\mathrm{n}_{3}$ | $\mathrm{n}_{2}$ | $\mathrm{n}_{1}$ | $\mathrm{n}_{0}$ | $\checkmark$ |  | $\checkmark$ |

## Bit Operation Instructions (continued)

| MNEMONIC | OPERATION | W | C | INSTRUCTION CODE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | FLAG |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 15 | 514 | 413 | 1312 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Z | C | G |
| BNOT $\ddagger$ cur.n | cur.n $\leftarrow \overline{\text { cur.n, }} \mathrm{A} \leftarrow$ cur | 1 | 1 | 0 | 01 | 1 | 11 | 1 n | $\mathrm{n}_{3}$ | $\mathrm{n}_{2}$ | $\mathrm{n}_{1}$ | $\mathrm{n}_{0}$ | $\mathrm{r}_{7}$ | $r_{6}$ | $r_{5}$ | $\mathrm{r}_{4}$ | $\mathrm{r}_{3}$ | $\mathrm{r}_{2}$ | $\mathrm{r}_{1}$ | $\mathrm{r}_{0}$ | $\checkmark$ |  |  |
| BNOT [HL].n | $[\mathrm{HL}] . \mathrm{n} \leftarrow[\overline{\mathrm{HL}] . \mathrm{n}}, \mathrm{A} \leftarrow[\mathrm{HL}]$ | 1 | 1 | 0 | 00 | 0 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | $\mathrm{n}_{3}$ | $\mathrm{n}_{2}$ | $\mathrm{n}_{1}$ | $\mathrm{n}_{0}$ | $\checkmark$ |  |  |
| BNOT [XY].n | $[\mathrm{XY}] . \mathrm{n} \leftarrow \overline{[\mathrm{XY}] . \mathrm{n}, \mathrm{A} \leftarrow[\mathrm{XY}]}$ | 1 | 1 | 0 | 00 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | $\mathrm{n}_{3}$ | $\mathrm{n}_{2}$ | $\mathrm{n}_{1}$ | $\mathrm{n}_{0}$ | $\checkmark$ |  |  |
| BNOT E:[HL].n | $\begin{aligned} & \mathrm{E}:[\mathrm{HL}] . \mathrm{n} \leftarrow \overline{\mathrm{E}:[\mathrm{HL}] \cdot \mathrm{n}, \mathrm{~A} \leftarrow} \\ & \mathrm{E}:[\mathrm{HL}] \end{aligned}$ | 1 | 1 | 0 | 00 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | $\mathrm{n}_{3}$ | $\mathrm{n}_{2}$ | $\mathrm{n}_{1}$ | $\mathrm{n}_{0}$ | $\checkmark$ |  |  |
| BN | $\begin{aligned} & \mathrm{E}:[\mathrm{XY}] . \mathrm{n} \leftarrow \overline{\mathrm{E}:[\mathrm{XY}] . \mathrm{n}, \mathrm{~A} \leftarrow} \\ & \mathrm{E}:[\mathrm{XY}] \end{aligned}$ | 1 | 1 | 0 | 00 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | $\mathrm{n}_{3}$ | $\mathrm{n}_{2}$ | $\mathrm{n}_{1}$ | $\mathrm{n}_{0}$ | $\checkmark$ |  |  |
| BNOT [HL+] | $\begin{aligned} & {[\mathrm{HL}] \cdot \mathrm{n} \leftarrow \overline{[\mathrm{HL}] \cdot \mathrm{n}}, \mathrm{~A} \leftarrow[\mathrm{HL}]} \\ & \mathrm{HL} \leftarrow \mathrm{HL}+1 \end{aligned}$ | 1 | 1 | 0 | 00 | 00 | 00 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | $\mathrm{n}_{3}$ | $\mathrm{n}_{2}$ | $\mathrm{n}_{1}$ | $\mathrm{n}_{0}$ | $\checkmark$ | - | $\sqrt{ }$ |
| BNOT [X | $\begin{aligned} & {[X Y] \cdot n \leftarrow \overline{[X Y] \cdot n, A} \leftarrow[X Y],} \\ & X Y \leftarrow X Y+1 \end{aligned}$ | 1 | 1 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | $\mathrm{n}_{3}$ | $\mathrm{n}_{2}$ | $\mathrm{n}_{1}$ | $\mathrm{n}_{0}$ | $\checkmark$ |  | $\sqrt{ }$ |
| BNOT E:[HL+].n | $\begin{aligned} & \mathrm{E}:[\mathrm{HL}] . \mathrm{n} \leftarrow \overline{\mathrm{E}:[\mathrm{HL}] . \mathrm{n}}, \mathrm{~A} \leftarrow \\ & \mathrm{E}:[\mathrm{HL}], \mathrm{HL} \leftarrow \mathrm{HL}+1 \end{aligned}$ | 1 | 1 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | $\mathrm{n}_{3}$ | $\mathrm{n}_{2}$ | $\mathrm{n}_{1}$ | $\mathrm{n}_{0}$ | $\checkmark$ |  | $\checkmark$ |
| BNOT E:[XY+].n | $\begin{aligned} & \mathrm{E}:[\mathrm{XY}] . \mathrm{n} \leftarrow \overline{\mathrm{E}:[\mathrm{XY}] . \mathrm{n}}, \mathrm{~A} \leftarrow \\ & \mathrm{E}:[\mathrm{XY}], \mathrm{XY} \leftarrow \mathrm{XY}+1 \end{aligned}$ | 1 | 1 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | $\mathrm{n}_{3}$ | $\mathrm{n}_{2}$ | $\mathrm{n}_{1}$ | $\mathrm{n}_{0}$ | $\checkmark$ |  | $\checkmark$ |

ROM Table Reference Instructions

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{MNEMONIC} \& \multirow[b]{2}{*}{OPERATION} \& \multirow[b]{2}{*}{W} \& \multirow[b]{2}{*}{C} \& \multicolumn{18}{|c|}{INSTRUCTION CODE} \& \multicolumn{3}{|l|}{FLAG} <br>
\hline \& \& \& \& 15 \& 14 \& \& 12 \& 11 \& 10 \& 9 \& \& 8 \& 7 \& 6 \& 5 \& 5 \& 4 \& 3 \& 2 \& 1 \& 0 \& Z \& C \& G <br>
\hline $$
\begin{aligned}
& \text { MOVHB [HL], } \\
& \text { [RA] }
\end{aligned}
$$ \& $[\mathrm{HL}],[\mathrm{HL}+1] \leftarrow(\mathrm{RA})_{15-8}$ \& 1 \& 2 \& 0 \& 0 \& 0 \& 0 \& 0 \& 0 \& 1 \& \& 1 \& 0 \& 0 \& 1 \& \& 0 \& 0 \& 0 \& 1 \& 0 \& \& \& <br>
\hline $$
\begin{aligned}
& \text { MOVHB [XY], } \\
& \text { [RA] }
\end{aligned}
$$ \& $[\mathrm{XY}],[\mathrm{XY}+1] \leftarrow(\mathrm{RA})_{15-8}$ \& 1 \& 2 \& 0 \& 0 \& 0 \& 0 \& 0 \& 0 \& 1 \& \& 1 \& 0 \& 0 \& 1 \& \& 1 \& 0 \& 0 \& 1 \& 0 \& \& \& <br>
\hline $$
\begin{aligned}
& \text { MOVHB E:[HL], } \\
& \text { [RA] }
\end{aligned}
$$ \& $$
\begin{aligned}
& \mathrm{E}:[\mathrm{HL}], \mathrm{E}:[\mathrm{HL}+1] \leftarrow \\
& (\mathrm{RA})_{15-8}
\end{aligned}
$$ \& 1 \& 2 \& 0 \& 0 \& 0 \& 0 \& 0 \& 0 \& 1 \& \& 1 \& 0 \& 0 \& 0 \& \& 0 \& 0 \& 0 \& 1 \& 0 \& \& \& <br>
\hline $$
\begin{aligned}
& \text { MOVHB E:[XY], } \\
& \text { [RA] }
\end{aligned}
$$ \& $$
\begin{aligned}
& \mathrm{E}:[\mathrm{XY}], \mathrm{E}:[\mathrm{XY}+1] \leftarrow \\
& (\mathrm{RA})_{15-8}
\end{aligned}
$$ \& 1 \& 2 \& 0 \& 0 \& 0 \& 0 \& 0 \& 0 \& 1 \& \& 1 \& 0 \& 0 \& 0 \& \& 1 \& 0 \& 0 \& 1 \& 0 \& \& \& <br>
\hline $$
\begin{aligned}
& \text { MOVHB [HL+], } \\
& \text { [RA] }
\end{aligned}
$$ \& $$
\begin{aligned}
& {[\mathrm{HL}],[\mathrm{HL}+1] \leftarrow(\mathrm{RA})_{15-8},} \\
& \mathrm{HL} \leftarrow \mathrm{HL}+2
\end{aligned}
$$ \& 1 \& 2 \& 0 \& 0 \& 0 \& 0 \& 0 \& 0 \& 1 \& \& 1 \& 0 \& 0 \& 1 \& \& 0 \& 1 \& 0 \& 1 \& 0 \& \& - \& $\sqrt{ }$ <br>
\hline $$
\begin{aligned}
& \mathrm{MOVHB}[\mathrm{XY}+], \\
& \text { [RA] }
\end{aligned}
$$ \& $$
\begin{aligned}
& {[X Y],[X Y+1] \leftarrow(R A)_{15-8},} \\
& X Y \leftarrow X Y+2
\end{aligned}
$$ \& 1 \& 2 \& 0 \& 0 \& 0 \& 0 \& 0 \& 0 \& 1 \& \& 1 \& 0 \& 0 \& 1 \& \& 1 \& 1 \& 0 \& 1 \& 0 \& \& - \& $\sqrt{ }$ <br>
\hline $$
\begin{aligned}
& \text { MOVHB E:[HL+], } \\
& \text { [RA] }
\end{aligned}
$$ \& $\mathrm{E}:[\mathrm{HL}], \mathrm{E}:[\mathrm{HL}+1] \leftarrow$ $(\mathrm{RA})_{15-8}, \mathrm{HL} \leftarrow \mathrm{HL}+2$ \& 1 \& 2 \& 0 \& 0 \& 0 \& 0 \& 0 \& 0 \& 1 \& \& 1 \& 0 \& 0 \& 0 \& \& 0 \& 1 \& 0 \& 1 \& 0 \& \& - \& $\sqrt{ }$ <br>
\hline $$
\begin{aligned}
& \text { MOVHB E: }[\mathrm{XY}+], \\
& {[\mathrm{RA}]}
\end{aligned}
$$ \& $$
\begin{aligned}
& \mathrm{E}:[\mathrm{XY}], \mathrm{E}:[\mathrm{XY}+1] \leftarrow \\
& \text { (RA) } 15-8, \mathrm{XY} \leftarrow \mathrm{XY}+2
\end{aligned}
$$ \& 1 \& 2 \& 0 \& 0 \& 0 \& 0 \& 0 \& 0 \& 1 \& \& 1 \& 0 \& 0 \& 0 \& \& 1 \& 1 \& 0 \& 1 \& 0 \& \& - \& $\sqrt{ }$ <br>
\hline MOVHB [HL], cadr16 \& $$
\begin{aligned}
& {[\mathrm{HL}],[\mathrm{HL}+1] \leftarrow} \\
& \left(\text { cadr16 }{ }_{15-8}\right.
\end{aligned}
$$ \& 2 \& 3 \& $$
\begin{array}{|c|}
\hline 0 \\
\hline a_{15} \\
\hline
\end{array}
$$ \& $$
\begin{gathered}
0 \\
0 \\
a_{14}
\end{gathered}
$$ \& $$
\begin{array}{|c|}
\hline 0 \\
\hline a_{13} \\
\hline
\end{array}
$$ \& $$
\begin{array}{|c}
\hline 0 \\
3 a_{12} \\
\hline
\end{array}
$$ \& $$
0
$$ \& $$
\begin{array}{|c|}
\hline 0 \\
1 \\
\mathrm{a}_{10}
\end{array}
$$ \& 1 \& \& ${ }_{8}$ \& $\mathrm{a}_{7}$ \& 0 \& $\mathrm{a}_{5}$ \& 5 \& $\mathrm{a}_{4}$ \& 0 \& 1
$a_{2}$ \& $\mathrm{a}_{1}$ \& 0
$a_{0}$ \& \& \& <br>
\hline MOVHB [XY], cadr16 \& $$
\begin{aligned}
& {[\mathrm{XY}],[\mathrm{XY}+1] \leftarrow} \\
& \left(\text { cadr16 }{ }_{15-8}\right.
\end{aligned}
$$ \& 2 \& 3 \& $$
\begin{array}{|c|}
\hline 0 \\
\hline a_{15} \\
\hline
\end{array}
$$ \& $$
\begin{gathered}
0 \\
a_{14}
\end{gathered}
$$ \& $$
\begin{array}{|c|}
\hline 0 \\
\hline \mathrm{a}_{13} \\
\hline
\end{array}
$$ \& $$
\begin{array}{|c|}
\hline 0 \\
3 \\
\hline \mathrm{a}_{12} \\
\hline
\end{array}
$$ \& $$
0
$$ \& $$
\begin{array}{|c|}
\hline 0 \\
1 \\
\hline \mathrm{a}_{10}
\end{array}
$$ \& 1 \& \& a \& 0
$a_{7}$

0 \& 0
$a_{6}$ \& $a_{5}$ \& 5 \& a4 \& O \& $\mathrm{a}_{2}$ \& $\mathrm{a}_{1}$ \& O \& \& \& <br>

\hline MOVHB E:[HL], cadr16 \& $$
\begin{aligned}
& \mathrm{E}:[\mathrm{HL}], \mathrm{E}:[\mathrm{HL}+1] \leftarrow \\
& \text { (cadr16) }_{15-8}
\end{aligned}
$$ \& 2 \& 3 \& \[

$$
\begin{array}{|c|}
\hline 0 \\
\hline \mathrm{a}_{15} \\
\hline
\end{array}
$$

\] \& \[

$$
\begin{gathered}
0 \\
\hline a_{14} \\
\hline
\end{gathered}
$$

\] \& \[

$$
\begin{array}{|c|}
\hline 0 \\
\hline a_{13} \\
\hline
\end{array}
$$

\] \& \[

$$
\begin{array}{|c|}
\hline 0 \\
3 a_{12} \\
\hline
\end{array}
$$

\] \& \[

$$
\begin{gathered}
0 \\
a_{11} \\
\hline
\end{gathered}
$$

\] \& \[

$$
\begin{gathered}
\hline 0 \\
1 \\
\hline a_{10} \\
\hline
\end{gathered}
$$
\] \& 1 \& \& 8 \& 0

7 \& 0
$a_{6}$ \& $a_{5}$ \& 5 \& $\mathrm{a}_{4}$ \& O \& $\mathrm{a}_{2}$ \& $\mathrm{a}_{1}$ \& 0 \& \& \& <br>

\hline | MOVHB E:[XY], |
| :--- |
| cadr16 | \& \[

\mathrm{E}:[\mathrm{XY}], \mathrm{E}:[\mathrm{XY}+1] \leftarrow
\]

$$
\text { (cadr16) }_{15-8}
$$ \& 2 \& 3 \& \[

$$
\begin{array}{|c|}
\hline 0 \\
\hline \mathrm{a}_{15} \\
\hline
\end{array}
$$

\] \& \[

$$
\begin{gathered}
0 \\
a_{14}
\end{gathered}
$$

\] \& \[

$$
\begin{array}{|c|}
\hline 0 \\
\hline \mathrm{a}_{13} \\
\hline
\end{array}
$$

\] \& \[

$$
\begin{array}{|c|}
\hline 0 \\
3 a_{12} \\
\hline
\end{array}
$$

\] \& \[

$$
\begin{gathered}
0 \\
a_{11} \\
\hline
\end{gathered}
$$
\] \& 0

$\mathrm{a}_{10}$

0 \& as \& \& 1 \& 0
a7 \& 0
$a_{6}$ \& $a_{5}$ \& 5 \& $\mathrm{a}_{4}$ \& 0
$a_{3}$

1 \& $\mathrm{a}_{2}$ \& $\mathrm{a}_{1}$ \& 0
$a_{0}$ \& \& \& <br>

\hline $$
\begin{aligned}
& \text { MOVHB [HL+], } \\
& \text { cadr16 }
\end{aligned}
$$ \& \[

$$
\begin{aligned}
& {[\mathrm{HL}],[\mathrm{HL}+1] \leftarrow} \\
& (\mathrm{cadr} 16)_{15-8}, \mathrm{HL} \leftarrow \mathrm{HL}+2
\end{aligned}
$$

\] \& 2 \& 3 \& \[

$$
\begin{array}{|c|}
\hline 0 \\
\hline \mathrm{a}_{15} \\
\hline
\end{array}
$$

\] \& \[

$$
\begin{gathered}
\hline 0 \\
\hline a_{14} \\
\hline
\end{gathered}
$$

\] \& \[

$$
\begin{array}{|c|}
\hline 0 \\
\hline a_{13} \\
\hline
\end{array}
$$

\] \& \[

$$
\begin{gathered}
0 \\
3 a_{12} \\
\hline
\end{gathered}
$$

\] \& \[

$$
\begin{gathered}
0 \\
\hline a_{11}
\end{gathered}
$$
\] \& \& 1 \& \& ${ }_{8}$ \& 0

$a_{7}$
0 \& 0
$a_{6}$ \& $a_{5}$ \& 5 \& $\mathrm{a}_{4}$ \& 1 \& $\mathrm{a}_{2}$ \& $\mathrm{a}_{1}$ \& 0
$a_{0}$ \& \& - \& $\checkmark$ <br>

\hline $$
\begin{aligned}
& \text { MOVHB }[\mathrm{XY}+] \text {, } \\
& \text { cadr16 }
\end{aligned}
$$ \& \[

$$
\begin{aligned}
& {[\mathrm{XY}],[\mathrm{XY}+1] \leftarrow} \\
& (\operatorname{cadr16})_{15-8}, \mathrm{XY} \leftarrow \mathrm{XY}+2
\end{aligned}
$$

\] \& 2 \& 3 \& \[

$$
\begin{array}{|c|}
\hline 0 \\
\hline \mathrm{a}_{15} \\
\hline
\end{array}
$$

\] \& \[

$$
\begin{gathered}
0 \\
\hline a_{14} \\
\hline
\end{gathered}
$$

\] \& \[

$$
\begin{array}{|c|}
\hline 0 \\
\hline a_{13} \\
\hline
\end{array}
$$

\] \& \[

$$
\begin{gathered}
0 \\
3 a_{12}^{2} \\
\hline
\end{gathered}
$$

\] \& \[

0
\] \& 0

$\mathrm{a}_{10}$ \& 1 \& \& 1 \& 0
$a_{7}$

0 \& 0
$a_{6}$ \& 1 \& 5 \& $\mathrm{a}_{4}$ \& 1 \& $\mathrm{a}_{2}$ \& 0
$\mathrm{a}_{1}$ \& 0
$a_{0}$ \& \& \& $\checkmark$ <br>

\hline $$
\begin{aligned}
& \text { MOVHB E:[HL+], } \\
& \text { cadr16 }
\end{aligned}
$$ \& \[

$$
\begin{aligned}
& \mathrm{E}:[\mathrm{HL}], \mathrm{E}:[\mathrm{HL}+1] \leftarrow \\
& (\mathrm{cadr} 16)_{15-8}, \mathrm{HL} \leftarrow \mathrm{HL}+2
\end{aligned}
$$

\] \& 2 \& 3 \& \[

$$
\begin{array}{|c|}
\hline 0 \\
\hline a_{15} \\
\hline
\end{array}
$$

\] \& \[

$$
\begin{gathered}
\hline 0 \\
\hline a_{14} \\
\hline
\end{gathered}
$$

\] \& \[

$$
\begin{array}{|c|}
\hline 0 \\
\hline a_{13} \\
\hline
\end{array}
$$

\] \& \[

$$
\begin{gathered}
0 \\
3 a_{12} \\
\hline
\end{gathered}
$$

\] \& \[

0
\] \& \& 1 \& \& 1 \& 0

$a_{7}$ \& 0

$a_{6}$ \& O \& 5 \& | 0 |
| :--- |
| $\mathrm{a}_{4}$ | \& 1 \& $\mathrm{a}_{2}$ \& 0

$a_{1}$ \& 0
$a_{0}$ \& \& \& $\checkmark$ <br>

\hline $$
\begin{aligned}
& \text { MOVHB E: }[\mathrm{XY}+] \text {, } \\
& \text { cadr16 }
\end{aligned}
$$ \& \[

$$
\begin{aligned}
& \mathrm{E}:[\mathrm{XY}], \mathrm{E}:[\mathrm{XY}+1] \leftarrow \\
& (\mathrm{cadr} 6)_{15-8,}, \mathrm{XY} \leftarrow \mathrm{XY}+2
\end{aligned}
$$

\] \& 2 \& 3 \& \[

$$
\begin{array}{|c|}
\hline 0 \\
\hline \mathrm{a}_{15} \\
\hline
\end{array}
$$

\] \& \[

$$
\begin{gathered}
0 \\
a_{14}
\end{gathered}
$$
\] \& 0

$a_{13}$ \& \[
$$
\begin{array}{|c|}
\hline 0 \\
3 a_{12}^{2} \\
\hline
\end{array}
$$

\] \& \[

0
\] \& 0

$\mathrm{a}_{10}$ \& 1 \& \& 8 \& 0

$a_{7}$ \& 0 \& O \& 5 \& | 1 |
| :---: |
| $\mathrm{a}_{4}$ | \& 1 \& $\mathrm{a}_{2}$ \& 0 \& O \& \& \& $\checkmark$ <br>

\hline
\end{tabular}

ROM Table Reference Instructions (continued)

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{MNEMONIC} \& \multirow[b]{2}{*}{OPERATION} \& \multirow[b]{2}{*}{W} \& \multirow[b]{2}{*}{C} \& \multicolumn{17}{|c|}{INSTRUCTION CODE} \& \multicolumn{3}{|l|}{FLAG} \\
\hline \& \& \& \& 15 \& 14 \& 13 \& 12 \& 11 \& 10 \& 9 \& 8 \& 7 \& 6 \& 6 \& 5 \& 4 \& 3 \& 2 \& 1 \& 0 \& Z \& C \& G \\
\hline \[
\begin{aligned}
\& \text { MOVLB [HL], } \\
\& \text { [RA] }
\end{aligned}
\] \& \([\mathrm{HL}],[\mathrm{HL}+1] \leftarrow(\mathrm{RA})_{7-0}\) \& 1 \& 2 \& 0 \& 0 \& 0 \& 0 \& 0 \& 0 \& 1 \& 1 \& 0 \& 0 \& \& 1 \& 0 \& 0 \& 0 \& 1 \& 1 \& - \& \& - \\
\hline \[
\begin{aligned}
\& \text { MOVLB [XY], } \\
\& \text { [RA] }
\end{aligned}
\] \& \([\mathrm{XY}],[\mathrm{XY}+1] \leftarrow(\mathrm{RA})_{7-0}\) \& 1 \& 2 \& 0 \& 0 \& 0 \& 0 \& 0 \& 0 \& 1 \& 1 \& 0 \& 0 \& \& 1 \& \& 0 \& 0 \& 1 \& 1 \& - \& \& - \\
\hline \[
\begin{aligned}
\& \text { MOVLB E:[HL], } \\
\& \text { [RA] }
\end{aligned}
\] \& \[
\begin{aligned}
\& \mathrm{E}:[\mathrm{HL}], \mathrm{E}:[\mathrm{HL}+1] \leftarrow \\
\& (\mathrm{RA})_{7-0}
\end{aligned}
\] \& 1 \& 2 \& 0 \& 0 \& 0 \& 0 \& 0 \& 0 \& 1 \& 1 \& 0 \& 0 \& \& 0 \& 0 \& 0 \& 0 \& 1 \& 1 \& - \& \& - \\
\hline \[
\begin{aligned}
\& \text { MOVLB E:[XY], } \\
\& \text { [RA] }
\end{aligned}
\] \& \[
\begin{aligned}
\& \mathrm{E}:[\mathrm{XY}], \mathrm{E}:[\mathrm{XY}+1] \leftarrow \\
\& (\mathrm{RA})_{7-0}
\end{aligned}
\] \& 1 \& 2 \& 0 \& 0 \& 0 \& 0 \& 0 \& 0 \& 1 \& 1 \& 0 \& 0 \& \& 0 \& \& 0 \& 0 \& 1 \& 1 \& - \& \& - \\
\hline \[
\begin{aligned}
\& \text { MOVLB [HL+], } \\
\& \text { [RA] }
\end{aligned}
\] \& \[
\begin{aligned}
\& {[\mathrm{HL}],[\mathrm{HL}+1] \leftarrow(\mathrm{RA})_{7-0},} \\
\& \mathrm{HL} \leftarrow \mathrm{HL}+2
\end{aligned}
\] \& 1 \& 2 \& 0 \& 0 \& 0 \& 0 \& 0 \& 0 \& 1 \& 1 \& 0 \& 0 \& \& 1 \& 0 \& 1 \& 0 \& 1 \& 1 \& - \& - \& \(\sqrt{ }\) \\
\hline \[
\begin{aligned}
\& \text { MOVLB }[\mathrm{XY}+], \\
\& \text { [RA] }
\end{aligned}
\] \& \[
\begin{aligned}
\& {[\mathrm{XY}],[\mathrm{XY}+1] \leftarrow(\mathrm{RA})_{7-0},} \\
\& \mathrm{XY} \leftarrow \mathrm{XY}+2
\end{aligned}
\] \& 1 \& 2 \& 0 \& 0 \& 0 \& 0 \& 0 \& 0 \& 1 \& 1 \& 0 \& 0 \& \& 1 \& 1 \& 1 \& 0 \& 1 \& 1 \& - \& - \& \(\sqrt{ }\) \\
\hline \[
\begin{aligned}
\& \text { MOVLB E:[HL+], } \\
\& \text { [RA] }
\end{aligned}
\] \& \[
\begin{aligned}
\& \mathrm{E}:[\mathrm{HL}], \mathrm{E}:[\mathrm{HL}+1] \leftarrow \\
\& (\mathrm{RA})_{7-0, \mathrm{HL} \leftarrow \mathrm{HL}+2}
\end{aligned}
\] \& 1 \& 2 \& 0 \& 0 \& 0 \& 0 \& 0 \& 0 \& 1 \& 1 \& 0 \& 0 \& \& 0 \& 0 \& 1 \& 0 \& 1 \& 1 \& - \& - \& \(\sqrt{ }\) \\
\hline \[
\begin{aligned}
\& \text { MOVLB E: }[X Y+], \\
\& {[R A]}
\end{aligned}
\] \& \[
\begin{aligned}
\& \mathrm{E}:[\mathrm{XY}], \mathrm{E}:[\mathrm{XY}+1] \leftarrow \\
\& (\mathrm{RA}) 7-0, \mathrm{XY} \leftarrow \mathrm{XY}+2
\end{aligned}
\] \& 1 \& 2 \& 0 \& 0 \& 0 \& 0 \& 0 \& 0 \& 1 \& 1 \& 0 \& 0 \& \& 0 \& 1 \& 1 \& 0 \& 1 \& 1 \& - \& - \& \(\sqrt{ }\) \\
\hline \[
\begin{aligned}
\& \text { MOVLB [HL], } \\
\& \text { cadr16 }
\end{aligned}
\] \& \[
\begin{aligned}
\& {[\mathrm{HL}],[\mathrm{HL}+1] \leftarrow} \\
\& (\mathrm{cadr16})_{7-0}
\end{aligned}
\] \& 2 \& 3 \& \[
\begin{array}{|c|}
\hline 0 \\
\hline a_{15} \\
\hline
\end{array}
\] \& \[
\begin{array}{|c|}
\hline 0 \\
\hline \mathrm{a}_{14} \\
\hline
\end{array}
\] \& \[
\begin{array}{|c|}
\hline 0 \\
\hline \mathrm{a}_{13} \\
\hline
\end{array}
\] \& \[
\begin{array}{c|}
\hline 0 \\
a_{12} \\
\hline
\end{array}
\] \& \[
\begin{gathered}
0 \\
\hline a_{11}
\end{gathered}
\] \& 0
\(a_{10}\) \& as \& 1 \& 0
\(a_{7}\) \& O \& \& 5 \& \(\mathrm{a}_{4}\) \& \(a_{3}\) \& 1
\(a_{2}\)
1 \& \(\mathrm{a}_{1}\) \& \begin{tabular}{c}
1 \\
\(a_{0}\) \\
\hline
\end{tabular} \& \& \& \\
\hline MOVLB [XY], cadr16 \& \[
\begin{aligned}
\& {[\mathrm{XY}],[\mathrm{XY}+1] \leftarrow} \\
\& (\text { cadr16 })_{7-0}
\end{aligned}
\] \& 2 \& 3 \& \[
\begin{array}{|c|}
\hline 0 \\
\hline a_{15} \\
\hline
\end{array}
\] \& \[
\begin{array}{c|}
\hline 0 \\
a_{14} \\
\hline
\end{array}
\] \& \[
\begin{array}{|c|}
\hline 0 \\
a_{13} \\
\hline
\end{array}
\] \& \[
\begin{gathered}
0 \\
a_{12} \\
\hline
\end{gathered}
\] \& \[
\begin{gathered}
0 \\
\hline a_{11} \\
\hline
\end{gathered}
\] \& 0
\(a_{10}\) \& 1 \& 1 \& 0
\(a_{7}\) \& O \& \& 1 \& a \& \(\mathrm{a}_{3}\) \& \(\mathrm{a}_{2}\) \& 0
\(a_{1}\) \& 1 \({ }^{1}\) \& \& \& \\
\hline \[
\begin{aligned}
\& \text { MOVLB E:[HL], } \\
\& \text { cadr16 }
\end{aligned}
\] \& \[
\begin{aligned}
\& \mathrm{E}:[\mathrm{HL}] \mathrm{E}:[\mathrm{HL}+1] \leftarrow \\
\& (\text { (cadr16) } 7-0
\end{aligned}
\] \& 2 \& 3 \& \[
\begin{array}{|c|}
\hline 0 \\
\hline \mathrm{a}_{15} \\
\hline
\end{array}
\] \& \[
0
\] \& \[
\begin{array}{|c|}
\hline 0 \\
\hline a_{13} 2 \\
\hline
\end{array}
\] \& \[
\begin{gathered}
0 \\
a_{12} \\
\hline
\end{gathered}
\] \& \[
\begin{gathered}
0 \\
2 a_{11} \\
\hline
\end{gathered}
\] \& \begin{tabular}{|c}
0 \\
\(a_{10}\) \\
\\
\\
\end{tabular} \& ag \& 1 \& 0
\(a_{7}\) \& O \& \& 5 \& \({ }_{4}\) \& \(\mathrm{a}_{3}\) \& \(\mathrm{a}_{2}\) \& 0
\(a_{1}\) \& 1 \({ }^{1}\) \& \& \& \\
\hline MOVLB E:[XY], cadr16 \& \[
\left\lvert\, \begin{aligned}
\& \mathrm{E}:[\mathrm{XY}], \mathrm{E}:[\mathrm{XY}+1] \leftarrow \\
\& (\mathrm{cadr16})_{7-0}
\end{aligned}\right.
\] \& 2 \& 3 \& \[
\begin{array}{|c|}
\hline 0 \\
\hline \mathrm{a}_{15} \\
\hline
\end{array}
\] \& \[
\begin{array}{|c|}
\hline 0 \\
\hline \mathrm{a}_{14} \\
\hline
\end{array}
\] \& \[
\begin{array}{|c|}
\hline 0 \\
\hline a_{13} \\
\hline
\end{array}
\] \& \& \[
\frac{0}{2}
\] \& O \& ag \& 1 \& 0
\(a_{7}\) \& - \& \& 0 \& 1 \& \(\mathrm{a}_{3}\) \& \(\mathrm{a}_{2}\) \& 0
\(a_{1}\)

0 \& 1 ${ }^{1}$ \& \& \& <br>

\hline $$
\begin{aligned}
& \text { MOVLB [HL+], } \\
& \text { cadr16 }
\end{aligned}
$$ \& \[

$$
\begin{aligned}
& {[\mathrm{HL}],[\mathrm{HL}+1] \leftarrow} \\
& (\mathrm{cadr} 16)_{7-0,}, \mathrm{HL} \leftarrow \mathrm{HL}+2
\end{aligned}
$$

\] \& 2 \& 3 \& \& \[

$$
\begin{gathered}
0 \\
a_{14} \\
\hline
\end{gathered}
$$
\] \& \& 0 \& \& 0

$a_{10}$ \& 1 \& 1 \& 0
$a_{7}$ \& O \& \& 1 \& 0 \& $\mathrm{a}_{3}$ \& $\mathrm{a}_{2}$ \& 0
$a_{1}$ \& 1 ${ }_{\text {a }}$ \& \& \& $\checkmark$ <br>

\hline $$
\begin{aligned}
& \text { MOVLB [XY+], } \\
& \text { cadr16 }
\end{aligned}
$$ \& \[

$$
\begin{aligned}
& {[\mathrm{XY}],[\mathrm{XY}+1] \leftarrow} \\
& (\text { (cadr16 })_{7-0,}, \mathrm{XY} \leftarrow \mathrm{XY}+2
\end{aligned}
$$

\] \& 2 \& 3 \& \[

$$
\begin{array}{|c|}
\hline 0 \\
\hline \mathrm{a}_{15} \\
\hline
\end{array}
$$

\] \& \& \[

$$
\begin{array}{|c|}
\hline 0 \\
\hline a_{13} \\
\hline
\end{array}
$$
\] \& \& 0 \& 0

$a_{10}$ \& ag \& 1 \& 0
$a_{7}$ \& O \& \& 5 \& ${ }_{4}$ \& $\mathrm{a}_{3}$ \& $\mathrm{a}_{2}$ \& 0
$a_{1}$

0 \& 1 ${ }^{1}$ \& \& \& $\checkmark$ <br>

\hline $$
\begin{aligned}
& \text { MOVLB E:[HL+], } \\
& \text { cadr16 }
\end{aligned}
$$ \& \[

$$
\begin{aligned}
& \mathrm{E}:[\mathrm{HL}], \mathrm{E}:[\mathrm{HL}+1] \leftarrow \\
& (\text { cadr16 })_{7-0,}, \mathrm{HL} \leftarrow \mathrm{HL}+2
\end{aligned}
$$

\] \& 2 \& 3 \& \[

$$
\begin{array}{|c|}
\hline 0 \\
\hline a_{15} \\
\hline
\end{array}
$$

\] \& \[

$$
\begin{array}{|c|}
\hline 0 \\
\hline \mathrm{a}_{14} \\
\hline
\end{array}
$$

\] \& \[

$$
\begin{array}{|c|}
\hline 0 \\
\hline \mathrm{a}_{13} \\
\hline
\end{array}
$$

\] \& \[

$$
\begin{array}{|c|}
\hline 0 \\
a_{12} \\
\hline
\end{array}
$$

\] \& \[

$$
\begin{gathered}
0 \\
\hline a_{11}
\end{gathered}
$$
\] \& 0

$a_{10}$ \& 1 \& 1 \& 0
$a_{7}$ \& O \& \& 0 \& 0 \& 1 \& 1 \& 0 \& 1 ${ }_{\text {a }}^{0}$ \& \& - \& $\checkmark$ <br>

\hline $$
\begin{aligned}
& \text { MOVLB E: }[\mathrm{XY}+] \text {, } \\
& \text { cadr16 }
\end{aligned}
$$ \& \[

$$
\begin{aligned}
& \mathrm{E}:[\mathrm{XY}], \mathrm{E}:[\mathrm{XY}+1] \leftarrow \\
& (\text { cadr16 })_{7-0,}, \mathrm{XY} \leftarrow \mathrm{XY}+2
\end{aligned}
$$

\] \& 2 \& 3 \& | 0 |
| :---: |
| $a_{15}$ | \& \& \& 0 \& 0 \& | 0 |
| :---: |
| $a_{10}$ | \& 1 \& 1 \& O \& \& 6 \& 5 \& ${ }_{4}$ \& 1 \& $\mathrm{a}_{2}$ \& 0

$a_{1}$ \& 1 $a_{0}$ \& \& \& $\checkmark$ <br>
\hline
\end{tabular}

## External Memory Transfer Instructions

| MNEMONIC | OPERATION | W | C | INSTRUCTION CODE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | FLAG |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 15 | 14 | 13 | 312 | 111 | 10 | 9 | 8 |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Z | C | G |
| $\begin{aligned} & \text { MOVXB [HL], } \\ & \text { [RA] } \end{aligned}$ | $[H L],[H L+1] \leftarrow(R A)$ | 1 | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |  | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 |  |  |  |
| $\begin{aligned} & \text { MOVXB [XY], } \\ & \text { [RA] } \end{aligned}$ | $[\mathrm{XY}],[\mathrm{XY}+1] \leftarrow(\mathrm{RA})$ | 1 | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |  | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 |  |  |  |
| $\begin{aligned} & \text { MOVXB E:[HL], } \\ & \text { [RA] } \end{aligned}$ | $\begin{aligned} & \mathrm{E}:[\mathrm{HL}], \mathrm{E}:[\mathrm{HL}+1] \leftarrow \\ & \text { (RA) } \end{aligned}$ | 1 | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |  | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |  |  |  |
| $\begin{aligned} & \text { MOVXB E:[XY], } \\ & \text { [RA] } \end{aligned}$ | $\begin{aligned} & \mathrm{E}:[\mathrm{XY}], \mathrm{E}:[\mathrm{XY}+1] \leftarrow \\ & (\mathrm{RA}) \end{aligned}$ | 1 | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |  | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 |  |  |  |
| $\begin{aligned} & \text { MOVXB [HL+], } \\ & \text { [RA] } \end{aligned}$ | $\begin{aligned} & {[\mathrm{HL}],[\mathrm{HL}+1] \leftarrow(\mathrm{RA}),} \\ & \mathrm{HL} \leftarrow \mathrm{HL}+2 \end{aligned}$ | 1 | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |  | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 |  | - | $\checkmark$ |
| $\begin{aligned} & \text { MOVXB [XY+], } \\ & \text { [RA] } \end{aligned}$ | $\begin{aligned} & {[\mathrm{XY}],[\mathrm{XY}+1] \leftarrow(\mathrm{RA}),} \\ & X Y \leftarrow X Y+2 \end{aligned}$ | 1 | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |  | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 |  |  | $\checkmark$ |
| $\begin{aligned} & \text { MOVXB E:[HL+], } \\ & \text { [RA] } \end{aligned}$ | $\mathrm{E}:[\mathrm{HL}], \mathrm{E}:[\mathrm{HL}+1] \leftarrow$ (RA),HL↔HL+2 | 1 | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |  | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 |  | - | $\checkmark$ |
| $\begin{aligned} & \text { MOVXB E:[XY+], } \\ & \text { [RA] } \end{aligned}$ | $\mathrm{E}:[\mathrm{XY}], \mathrm{E}:[\mathrm{XY}+1] \leftarrow$ ( $R A$ ),$X Y \leftarrow X Y+2$ | 1 | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |  | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 |  | - | $\checkmark$ |
| MOVXB [RA], [ HL ] | $(\mathrm{RA}) \leftarrow[\mathrm{HL}],[\mathrm{HL}+1]$ | 1 | 3 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |  | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 |  |  |  |
| MOVXB [RA], [XY] | $(\mathrm{RA}) \leftarrow[\mathrm{XY}],[\mathrm{XY}+1]$ | 1 | 3 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |  | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 |  |  |  |
| $\begin{aligned} & \text { MOVXB [RA], } \\ & \mathrm{E}:[\mathrm{HL}] \end{aligned}$ | $\begin{aligned} & (\mathrm{RA}) \leftarrow \\ & \mathrm{E}:[\mathrm{HL}], \mathrm{E}:[\mathrm{HL}+1] \end{aligned}$ | 1 | 3 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |  | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |  |  |  |
| MOVXB [RA], $\mathrm{E}:[\mathrm{XY}]$ | $\begin{aligned} & (\mathrm{RA}) \leftarrow \\ & \mathrm{E}:[\mathrm{XY}], \mathrm{E}:[\mathrm{XY}+1] \end{aligned}$ | 1 | 3 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |  | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |  |  |  |
| $\begin{aligned} & \text { MOVXB [RA], } \\ & \text { [HL+] } \end{aligned}$ | $\begin{aligned} & (\mathrm{RA}) \leftarrow[\mathrm{HL}],[\mathrm{HL}+1], \\ & \mathrm{HL} \leftarrow \mathrm{HL}+2 \end{aligned}$ | 1 | 3 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |  | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 |  | - | $\checkmark$ |
| $\begin{aligned} & \mathrm{MOVXB}[\mathrm{RA}], \\ & {[\mathrm{XY}+]} \end{aligned}$ | $\begin{aligned} & (\mathrm{RA}) \leftarrow[\mathrm{XY}],[\mathrm{XY}+1], \\ & \mathrm{XY} \leftarrow \mathrm{XY}+2 \end{aligned}$ | 1 | 3 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |  | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |  | - | $\checkmark$ |
| $\begin{aligned} & \text { MOVXB [RA], } \\ & \mathrm{E}:[\mathrm{HL}+] \end{aligned}$ | $\begin{aligned} & (\mathrm{RA}) \leftarrow \mathrm{E}:[\mathrm{HL}], \mathrm{E}:[\mathrm{HL}+1], \\ & \mathrm{HL} \leftarrow \mathrm{HL}+2 \end{aligned}$ | 1 | 3 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |  | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |  | - | $\checkmark$ |
| $\begin{aligned} & \mathrm{MOVXB}[R A], \\ & \mathrm{E}:[\mathrm{XY}+] \end{aligned}$ | $\begin{aligned} & (\mathrm{RA}) \leftarrow \mathrm{E}:[\mathrm{XY}], \mathrm{E}:[\mathrm{XY}+1], \\ & \mathrm{XY} \leftarrow \mathrm{XY}+2 \end{aligned}$ | 1 | 3 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |  | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |  | - | $\checkmark$ |

## External Memory Transfer Instructions (continued)

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{MNEMONIC} \& \multirow[b]{2}{*}{OPERATION} \& \multirow[b]{2}{*}{W} \& \& \multicolumn{17}{|c|}{INSTRUCTION CODE} \& \multicolumn{3}{|r|}{FLAG} \\
\hline \& \& \& C \& \& 15141 \& \& 121 \& \& 10 \& 9 \& 8 \& \& 7 \& 6 \& 5 \& 4 \& 3 \& 2 \& 1 \& 0 \& Z \& C \& G \\
\hline \[
\begin{aligned}
\& \text { MOVXB [HL], } \\
\& \text { xadr16 }
\end{aligned}
\] \& \[
\begin{aligned}
\& {[\mathrm{HL}],[\mathrm{HL}+1] \leftarrow} \\
\& \text { (xadr16) }
\end{aligned}
\] \& 2 \& 3 \& \& \[
\begin{array}{|c|c|}
\hline 0 \& 0 \\
\hline a_{15} \& a_{14}
\end{array}
\] \& \& \[
\begin{array}{|c|}
\hline 0 \\
\hline a_{12} \\
\hline
\end{array}
\] \& \& \& a 1 \& 1 \& \& 1 \& 1 \& 1 \& 0 \& \(a_{3}\) \& O \& 0 \& 0 \& \& \& \\
\hline MOVXB [XY], xadr16 \& \[
\begin{aligned}
\& {[\mathrm{XY}],[\mathrm{XY}+1] \leftarrow} \\
\& \text { (xadr16) }
\end{aligned}
\] \& 2 \& \& \& \[
\begin{array}{|c|c|}
\hline 0 \& 0 \\
\hline a_{15} \& a_{14} \\
\hline
\end{array}
\] \& \& \[
\begin{array}{|c|}
\hline 0 \\
\hline a_{12} \\
\hline
\end{array}
\] \& \[
\begin{array}{|c|}
\hline 0 \\
\hline a_{11} \\
\hline
\end{array}
\] \& \& \& 1 \& \(a_{7}\) \& 1 \& 1
\(a_{6}\) \& 1 \& 1 \& \(\mathrm{a}_{3}\) \& O \& \begin{tabular}{|c|c}
0 \\
\(a_{1}\) \\
\end{tabular} \& 0 \& \& \& \\
\hline MOVXB E:[HL], xadr16 \& \[
\begin{aligned}
\& \mathrm{E}:[\mathrm{HL}], \mathrm{E}:[\mathrm{HL}+1] \leftarrow \\
\& \text { (xadr16) }
\end{aligned}
\] \& 2 \& \& \& \[
\begin{array}{|c|c|}
\hline 0 \& 0 \\
\hline a_{15} \& a_{14} \\
\hline
\end{array}
\] \& \& \[
\begin{array}{|c|c}
0 \& 0 \\
a_{12} \& a \\
\hline
\end{array}
\] \& \begin{tabular}{l}
0 \\
\(a_{11}\)
\end{tabular} \& \[
\begin{array}{|c|}
\hline 0 \\
\hline a_{10} \\
\hline
\end{array}
\] \& 1 \& 1 \& \& 1 \& 1
\(a_{6}\) \& O \& 0
\(\mathrm{a}_{4}\) \& \(\mathrm{a}_{3}\) \& O \& 0
\(\mathrm{a}_{1}\) \& \({ }_{0}\) \& \& \& \\
\hline MOVXB E:[XY], xadr16 \& \[
\begin{aligned}
\& \mathrm{E}:[\mathrm{XY}], \mathrm{E}:[\mathrm{XY}+1] \leftarrow \\
\& \text { (xadr16) }
\end{aligned}
\] \& 2 \& \& \& \[
\begin{array}{|c|c|}
\hline 0 \& 0 \\
\hline \mathrm{a}_{15} \& \mathrm{a}_{14}
\end{array}
\] \& \& \[
\begin{array}{|c|c}
\hline 0 \& 0 \\
\hline \mathrm{a}_{12} \& \mathrm{a} \\
\hline
\end{array}
\] \& \[
\begin{gathered}
\hline 0 \\
a_{11} \\
\hline
\end{gathered}
\] \& \[
\begin{array}{c|}
\hline 0 \\
a_{10} \\
\hline
\end{array}
\] \& 1 \& 1 \& \& 1 \& 1
\(a_{6}\) \& O \& 1 \& \(\mathrm{a}_{3}\) \& O \& \begin{tabular}{|c|c}
0 \\
\(a_{1}\) \\
\hline
\end{tabular} \& 0 \& \& \& \\
\hline \[
\begin{aligned}
\& \text { MOVXB [HL+], } \\
\& \text { xadr16 }
\end{aligned}
\] \& \[
\begin{aligned}
\& {[\mathrm{HL}],[\mathrm{HL}+1] \leftarrow} \\
\& (\text { xadr16), HL } \leftarrow \mathrm{HL}+2
\end{aligned}
\] \& 2 \& \& \& \[
\begin{array}{|c|c|c}
\hline 0 \& 0 \& \\
\hline a_{15} \& a_{14} \& a \\
\hline
\end{array}
\] \& \& \[
\begin{array}{c|}
\hline 0 \\
a_{12} \\
\hline
\end{array}
\] \& \[
\begin{array}{|c|}
\hline 0 \\
a_{11} \\
\hline
\end{array}
\] \& \[
\begin{array}{|c|}
\hline 0 \\
\hline a_{10} \\
\hline
\end{array}
\] \& 1 \& 1 \& \& 1 \& 1
\(a_{6}\) \& 1 \& O \& \(a_{3}\) \& 0 \& O \& \(a_{0}\) \& \& \& \(\checkmark\) \\
\hline \[
\begin{aligned}
\& \text { MOVXB [XY+], } \\
\& \text { xadr16 }
\end{aligned}
\] \& \[
\begin{aligned}
\& {[\mathrm{XY}],[\mathrm{XY}+1] \leftarrow} \\
\& \text { (xadr16), } \mathrm{XY} \leftarrow \mathrm{XY}+2
\end{aligned}
\] \& 2 \& \& \& \[
\begin{array}{|c|c|c|}
\hline 0 \& 0 \& \\
\hline a_{15} \& a_{14} \& a \\
\hline
\end{array}
\] \& \& \[
\begin{array}{|c|c}
\hline 0 \& 0 \\
\hline a_{12} \& a \\
\hline
\end{array}
\] \& \[
\begin{array}{|c|}
0 \\
a_{11}
\end{array}
\] \& \[
\begin{array}{|c|}
\hline 0 \\
\hline a_{10} \\
\hline
\end{array}
\] \& as \& 1 \& \& 1 \& 1 \& \begin{tabular}{|c|}
1 \\
\(a_{5}\) \\
\hline
\end{tabular} \& \begin{tabular}{|l|}
1 \\
\(\mathrm{a}_{4}\) \\
\end{tabular} \& \(\mathrm{a}_{3}\) \& O \& 0
\(\mathrm{a}_{1}\) \& \(a_{0}\) \& \& \& \(\checkmark\) \\
\hline \[
\begin{aligned}
\& \text { MOVXB E:[HL+], } \\
\& \text { xadr16 }
\end{aligned}
\] \& \[
\begin{aligned}
\& \mathrm{E}:[\mathrm{HL}], \mathrm{E}:[\mathrm{HL}+1] \leftarrow \\
\& (\text { xadr16 }), \mathrm{HL} \leftarrow \mathrm{HL}+2
\end{aligned}
\] \& 2 \& \& \& \[
\begin{array}{|c|c|}
\hline 0 \& 0 \\
\hline a_{15} \& a_{14} \\
\hline
\end{array}
\] \& \& \[
\begin{array}{c|}
\hline 0 \\
a_{12} \\
\hline
\end{array}
\] \& \[
\begin{array}{c|}
\hline 0 \\
a_{11} \\
\hline
\end{array}
\] \& \[
\begin{array}{|c|}
\hline 0 \\
\hline \mathrm{a}_{10} \\
\hline
\end{array}
\] \& 1 \& 1 \& \& 1 \& 1
\(a_{6}\) \& O \& \begin{tabular}{|l|}
1 \\
\(\mathrm{a}_{4}\) \\
\\
\\
\hline
\end{tabular} \& \(a_{3}\) \& O \& \begin{tabular}{|c}
0 \\
\(a_{1}\) \\
\hline
\end{tabular} \& 0 \& \& \& \(\checkmark\) \\
\hline \[
\begin{aligned}
\& \text { MOVXB E:[XY+], } \\
\& \text { xadr16 }
\end{aligned}
\] \& \[
\begin{aligned}
\& \mathrm{E}:[\mathrm{XY}], \mathrm{E}:[\mathrm{XY}+1] \leftarrow \\
\& (\text { xadr16 }), \mathrm{XY} \leftarrow \mathrm{XY}+2
\end{aligned}
\] \& 2 \& \& \& \[
\begin{array}{|c|c|c|}
\hline 0 \& 0 \& \\
\hline a_{15} \& a_{14} \& a \\
\hline
\end{array}
\] \& \& \[
\begin{array}{c|}
0 \\
a_{12} \\
a^{2}
\end{array}
\] \& \[
\begin{array}{|c|}
\hline 0 \\
\hline \mathrm{a}_{11} \\
\hline
\end{array}
\] \& \[
\begin{array}{c|}
\hline 0 \\
a_{10} \\
\hline
\end{array}
\] \& \(\mathrm{a}_{9}\) \& 1 \& a \& \({ }_{7}\) \& 1
\(a_{6}\) \& 0 \& \(\mathrm{a}_{4}\) \& \(\mathrm{a}_{3}\) \& O \& 0 \& \(a_{0}\) \& \& \& \(\checkmark\) \\
\hline MOVXB xadr16, [HL] \& \[
\left[\begin{array}{l}
(x a d r 16) \leftarrow \\
{[H L],[H L+1]}
\end{array}\right.
\] \& 2 \& 3 \& \& \[
\begin{array}{|c|c|c|}
\hline 0 \& 0 \& \\
\hline a_{15} \& a_{14} \& a \\
\hline
\end{array}
\] \& \& \[
\begin{array}{|c|c}
\hline 0 \& 0 \\
\hline a_{12} \& 2 \\
\hline
\end{array}
\] \& \[
\begin{array}{|c|}
\hline 0 \\
a_{11} \\
\hline
\end{array}
\] \& \[
\begin{array}{|c|}
\hline 0 \\
\hline a_{10} \\
\hline
\end{array}
\] \& 1
\(\mathrm{a}_{9}\) \& 1 \& \& 1 \& 1 \& 1 \& 0
\(a_{4}\)

1 \& $\mathrm{a}_{3}$ \& O \& 0 \& 0 \& \& \& <br>

\hline MOVXB xadr16, [XY] \& $$
\left\lvert\, \begin{aligned}
& (x a d r 16) \leftarrow \\
& {[X Y],[X Y+1]}
\end{aligned}\right.
$$ \& 2 \& \& \& \[

$$
\begin{array}{|c|c|}
\hline 0 & 0 \\
\hline \mathrm{a}_{15} & a_{14} \\
\hline
\end{array}
$$

\] \& \& \[

$$
\begin{gathered}
0 \\
a_{12}
\end{gathered}
$$

\] \& \[

$$
\begin{array}{c|}
\hline 0 \\
a_{11} \\
\hline
\end{array}
$$

\] \& \[

$$
\begin{gathered}
\hline 0 \\
a_{10} \\
\hline
\end{gathered}
$$
\] \& 1 \& 1 \& a \& 1 \& 1

$a_{6}$ \& 1 \& 1 \& $a_{3}$ \& 仡 \& 0 \& ${ }_{0}$ \& \& \& <br>

\hline MOVXB xadr16, $\mathrm{E}:[\mathrm{HL}]$ \& \[
\left\lvert\, $$
\begin{aligned}
& (\mathrm{xadr} 16) \leftarrow \\
& \mathrm{E}:[\mathrm{HL}], \mathrm{E}:[\mathrm{HL}+1]
\end{aligned}
$$\right.

\] \& 2 \& 3 \& \[

$$
\begin{array}{|c}
\hline 0 \\
\hline \mathrm{a}_{1} \\
\hline
\end{array}
$$

\] \& \[

$$
\begin{array}{|c|c|c|}
\hline 0 & 0 & \\
\hline a_{15} & a_{14} & \\
\hline
\end{array}
$$

\] \& \& \[

$$
\begin{array}{|c|c}
\hline 0 & 0 \\
\hline a_{12} & a \\
\hline
\end{array}
$$

\] \& \[

$$
\begin{array}{|c|}
\hline 0 \\
a_{11}
\end{array}
$$
\] \& \& 1

$\mathrm{a}_{9}$ \& 1 \& \& 1 \& 1
$a_{6}$ \& O \& 0
$\mathrm{a}_{4}$ \& $\mathrm{a}_{3}$ \& O \& 0
$\mathrm{a}_{1}$ \& $\mathrm{a}_{0}$ \& \& \& <br>

\hline MOVXB xadr16, E: [XY] \& $$
\begin{aligned}
& (\text { xadr16 }) \leftarrow \\
& \mathrm{E}:[\mathrm{XY}], \mathrm{E}:[\mathrm{XY}+1]
\end{aligned}
$$ \& 2 \& 3 \& \& \[

$$
\begin{array}{|c|c|}
\hline 0 & 0 \\
\hline a_{15} & a_{14} \\
\hline
\end{array}
$$

\] \& \& \[

$$
\begin{array}{|c|c}
\hline 0 & 0 \\
\hline a_{12} & a \\
\hline
\end{array}
$$

\] \& \[

\frac{0}{a_{11}}
\] \& \& 1 \& 1 \& \& 7 \& $\mathrm{a}_{6}$ \& O \& 1 \& 0

$a_{3}$ \& O \& | 0 |
| :---: |
| $\mathrm{a}_{1}$ |
|  | \& ${ }_{0}$ \& \& \& <br>

\hline MOVXB xadr16, [ $\mathrm{HL}+$ ] \& \[
\left\lvert\, $$
\begin{aligned}
& (\mathrm{xadr16}) \leftarrow \\
& {[\mathrm{HL}],[\mathrm{HL}+1], \mathrm{HL} \leftarrow \mathrm{HL}+2}
\end{aligned}
$$\right.

\] \& 2 \& 3 \& \& \[

$$
\begin{array}{|c|c|}
\hline 0 & 0 \\
\hline \mathrm{a}_{15} & \mathrm{a}_{14} \\
\hline
\end{array}
$$

\] \& \& \[

$$
\begin{array}{|c|c}
0 & 0 \\
\hline a_{12} & a \\
\hline
\end{array}
$$

\] \& \[

$$
\begin{array}{|c|}
\hline 0 \\
\hline a_{11} \\
\hline
\end{array}
$$
\] \& \& 1

ag

1 \& 1 \& a \& 1 \& | 1 |
| :--- |
| $a_{6}$ |
|  | \& 1 \& O \& $\mathrm{a}_{3}$ \& O \& 0

$\mathrm{a}_{1}$ \& ${ }_{0}$ \& \& \& $\checkmark$ <br>

\hline MOVXB xadr16, [ $\mathrm{XY}+$ ] \& \[
$$
\begin{aligned}
& (\text { (xadr16 }) \leftarrow \\
& {[X Y],[X Y+1], X Y \leftarrow X Y+2}
\end{aligned}
$$

\] \& 2 \& 3 \& \& \[

$$
\begin{array}{|c|c|}
\hline 0 & 0 \\
\hline a_{15} & a_{14} \\
\hline
\end{array}
$$

\] \& \& \& \& | 0 |
| :---: |
| $a_{10}$ |
| 0 | \& ag \& 1 \& \& 7 \& 1


$a_{6}$ \& | 1 |
| :---: |
| $a_{5}$ | \& 1 \& $\mathrm{a}_{3}$ \& O \& 0

$\mathrm{a}_{1}$ \& $\mathrm{a}_{0}$ \& \& - \& $\checkmark$ <br>

\hline MOVXB xadr16, E:[HL+] \& $$
\begin{aligned}
& (\text { (xadr16 }) \leftarrow \mathrm{E}:[\mathrm{HL}], \\
& \mathrm{E}:[\mathrm{HL}+1], \mathrm{HL} \leftarrow \mathrm{HL}+2
\end{aligned}
$$ \& 2 \& 3 \& \& \[

$$
\begin{array}{c|c|c}
0 & 0 & \\
\hline \mathrm{a}_{15} & \mathrm{a}_{14} & \mathrm{a} \\
\hline
\end{array}
$$
\] \& 0

$a_{13}$

0 \& 0

$$
\mathrm{a}_{12} \mathrm{a}
$$ \& \[

$$
\begin{array}{c|}
\hline 0 \\
\mathrm{a}_{11} \\
\hline
\end{array}
$$

\] \& | 0 |
| :---: |
| $a_{10}$ |
| 0 | \& 1 \& 1 \& ${ }_{7}$ \& 1 \& 1

$a_{6}$ \& O \& O \& $a_{3}$ \& 戈 \& 0
$\mathrm{a}_{1}$ \& ${ }_{0}$ \& \& \& $\checkmark$ <br>

\hline MOVXB xadr16, E:[XY+] \& $$
\begin{aligned}
& (x a d r 16) \leftarrow E:[X Y], \\
& E:[X Y+1], X Y \leftarrow X Y+2
\end{aligned}
$$ \& 2 \& 3 \& \& \[

$$
\begin{array}{c|c|c}
0 & 0 & \\
\hline a_{15} & a_{14} & a
\end{array}
$$
\] \& 0 \& \& \& \& 1 \& 1 \& \& 1 \& 1

$a_{6}$ \& 0 \& 1 \& 1 \& $\mathrm{a}_{2}$ \& O \& $\mathrm{a}_{0}$ \& \& - \& $\checkmark$ <br>
\hline
\end{tabular}

## Stack Operation Instructions

| MNEMONIC | OPERATION | W | C | INSTRUCTION CODE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | FLAG |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Z | C | G |
| PUSH HL | $\begin{aligned} & (\mathrm{RSP}) \leftarrow\{\mathrm{FLAG}, \mathrm{~A}, \mathrm{HL}\}, \\ & \mathrm{RSP} \leftarrow \mathrm{RSP}+1 \end{aligned}$ | 1 | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | - |  |  |
| PUSH XY | $\begin{aligned} & (\mathrm{RSP}) \leftarrow\{C B R, E B R, X Y\}, \\ & \mathrm{RSP} \leftarrow \mathrm{RSP}+1 \end{aligned}$ | 1 | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | - |  |  |
| POP HL | $\begin{aligned} & \mathrm{RSP} \leftarrow \mathrm{RSP}-1, \\ & \{\mathrm{FLAG}, \mathrm{~A}, \mathrm{HL}\} \leftarrow(\mathrm{RSP}) \end{aligned}$ | 1 | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | $\sqrt{ }$ | $\sqrt{ }$ | $\checkmark$ |
| POP XY | $\begin{aligned} & \mathrm{RSP} \leftarrow \mathrm{RSP}-1, \\ & \{\mathrm{CBR}, \mathrm{EBR}, \mathrm{XY}\} \leftarrow(\mathrm{RSP}) \end{aligned}$ | 1 | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | - |  |  |

Flag Operation Instructions

| MNEMONIC | OPERATION | W | C | INSTRUCTION CODE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | FLAG |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Z | C | G |
| FCLR G | $\mathrm{G} \leftarrow 0$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | - |  | $\checkmark$ |
| FCLR C | $C \leftarrow 0$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | - | $\checkmark$ | - |
| FCLR Z | $\mathrm{Z} \leftarrow 0$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | $\checkmark$ |  | - |
| FSET G | $\mathrm{G} \leftarrow 1$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | - |  | $V$ |
| FSET C | $C \leftarrow 1$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | - | $\checkmark$ | - |
| FSET Z | $\mathrm{Z} \leftarrow 1$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | $\checkmark$ | - | - |

Jump Instructions

| MNEMONIC | OPERATION | W | C | INSTRUCTION CODE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | FLAG |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 15 | 14 |  | 12 |  | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Z | C | G |
| LJMP cadr15 | $\mathrm{PC} \leftarrow \mathrm{cadr} 15$ | 2 | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |  |  |  |
|  |  |  |  | 0 | $\mathrm{a}_{14}$ | $\mathrm{a}_{13}$ | $\mathrm{a}_{12}$ | ${ }_{11}$ | $a_{10}$ | as | $\mathrm{a}_{8}$ | $\mathrm{a}_{7}$ | $a_{6}$ | $\mathrm{a}_{5}$ | $\mathrm{a}_{4}$ | $\mathrm{a}_{3}$ | $\mathrm{a}_{2}$ | $a_{1}$ | $\mathrm{a}_{0}$ |  |  |  |
| JMP cadr12 | $\mathrm{PC}_{11 \sim 0} \leftarrow$ cadr12 | 1 | 1 | 1 | 1 | 1 | 0 | $\mathrm{a}_{11}$ | $\mathrm{a}_{10}$ | ag | $\mathrm{a}_{8}$ | $\mathrm{a}_{7}$ | $a_{6}$ | $\mathrm{a}_{5}$ | $\mathrm{a}_{4}$ | $\mathrm{a}_{3}$ | $\mathrm{a}_{2}$ | $a_{1}$ | $\mathrm{a}_{0}$ |  |  |  |
| SJMP radr8 | $\mathrm{PC} \leftarrow$ Next PC+radr8 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | $a_{7}$ | 1 | $a_{6}$ | $\mathrm{a}_{5}$ | $\mathrm{a}_{4}$ | $\mathrm{a}_{3}$ | $\mathrm{a}_{2}$ | $a_{1}$ | $a_{0}$ |  |  |  |
| JMP PC+A | $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{A}+1$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | - | - | - |

Conditional Branch Instructions

| MNEMONIC | OPERATION | W |  | INSTRUCTION CODE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | FLAG |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | C | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Z | C | G |
| BC radr8 | if $\mathrm{C}=1$ then PC $\leftarrow$ Next PC+radr8(<) | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BLT radr8 |  |  | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | ${ }^{\text {a }}$ |  | 0 | $\mathrm{a}_{6}$ | $\mathrm{a}_{5}$ | ${ }_{4}$ | $\mathrm{a}_{3}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ |  |  |  |
| BNC radr8 | $\begin{aligned} & \text { if } \mathrm{C}=0 \text { then } \\ & \mathrm{PC} \leftarrow \text { Next } \mathrm{PC}+\text { radr8( } \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |  |  | 1 |  |  |  |  |  |  |  |  |  |  |
| BGE radr8 |  |  |  |  | 0 | 0 | 0 | 1 | 0 | 1 | $a_{7}$ |  |  | $\mathrm{a}_{6}$ | $\mathrm{a}_{5}$ | $\mathrm{a}_{4}$ | $\mathrm{a}_{3}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ |  |  |  |
| BZ radr8 | $\begin{aligned} & \text { if } Z=1 \text { then } \\ & \text { PC } \leftarrow \text { Next PC+radr8(=) } \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 27 |  | 0 | a | 5 | a | 3 | 2 | ${ }_{1}$ | a |  |  |  |
| BEQ radr8 |  | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | $a_{7}$ |  |  | $\mathrm{a}_{6}$ | $\mathrm{a}_{5}$ | ${ }_{4}$ | ${ }_{3}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ |  |  |  |
| BNZ radr8 | $\begin{aligned} & \text { if } Z=0 \text { then } \\ & \text { PC } \leftarrow N e x t P C+r a d r 8(\neq) \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |  | $\mathrm{a}_{7}$ | 1 | $a_{6}$ | $\mathrm{a}_{5}$ | $\mathrm{a}_{4}$ | $\mathrm{a}_{3}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ |  |  |  |
| BNE radr8 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BLE radr8 | $\begin{aligned} & \text { if }(\mathrm{C}=1) \vee(\mathrm{Z}=1) \text { then } \\ & \mathrm{PC} \leftarrow \operatorname{Next} \mathrm{PC}+\text { radr8(引) } \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | $a_{7}$ |  |  | 0 | $a_{6}$ | $\mathrm{a}_{5}$ | $\mathrm{a}_{4}$ | $\mathrm{a}_{3}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ |  |  |  |
| BGT radr8 | $\begin{aligned} & \text { if }(C=0) \wedge(Z=0) \text { then } \\ & \text { PC } \leftarrow \text { Next PC+radr8(>) } \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | $a_{7}$ |  | 1 | $a_{6}$ | $\mathrm{a}_{5}$ | $\mathrm{a}_{4}$ | $a_{3}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ |  |  |  |
| BNG radr8 | $\begin{aligned} & \text { if } \mathrm{G}=0 \text { then } \\ & \mathrm{PC} \leftarrow \text { Next PC+radr8 } \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | $\mathrm{a}_{7}$ |  | 0 | $\mathrm{a}_{6}$ | $\mathrm{a}_{5}$ | $\mathrm{a}_{4}$ | $\mathrm{a}_{3}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ |  |  |  |

## Call/Return Instructions

| MNEMONIC | OPERATION | W | C | INSTRUCTION CODE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | FLAG |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Z | C | G |
|  | $(\mathrm{SP}) \leftarrow \mathrm{PC}, \mathrm{PC} \leftarrow$ cadr15, | 2 | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 |  |  |  |
| LC | $\mathrm{SP} \leftarrow \mathrm{SP}+1$ | 2 | 2 | 0 | $\mathrm{a}_{14}$ | $a_{13}$ | $\mathrm{a}_{12}$ | $a_{11}$ | $\mathrm{a}_{10}$ | as | $\mathrm{a}_{8}$ | $\mathrm{a}_{7}$ | $a_{6}$ | $\mathrm{a}_{5}$ | $\mathrm{a}_{4}$ | $a_{3}$ | $\mathrm{a}_{2}$ | $a_{1}$ | $a_{0}$ |  |  |  |
| CAL cadr12 | $\begin{aligned} & (\mathrm{SP}) \leftarrow \mathrm{PC}, \mathrm{PC}_{11-0} \leftarrow \\ & \text { cadr12,SP } \leftarrow \mathrm{SP}+1 \end{aligned}$ | 1 | 1 | 1 | 1 | 1 | 1 | $a_{11}$ | $\mathrm{a}_{10}$ | a9 | $\mathrm{a}_{8}$ | $\mathrm{a}_{7}$ | $a_{6}$ | as | a4 | $\mathrm{a}_{3}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ |  |  | - |
| RT | $\mathrm{PC} \leftarrow(\mathrm{SP})+1, \mathrm{SP} \leftarrow \mathrm{SP}-1$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | - | - | - |
| RTI | $\begin{aligned} & \mathrm{PC} \leftarrow(\mathrm{SP})+1, \mathrm{SP} \leftarrow \mathrm{SP}-1 \\ & \mathrm{MIE} \leftarrow 1 \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 |  |  |  |
| RTNMI | $\mathrm{PC} \leftarrow(\mathrm{SP})+1, \mathrm{SP} \leftarrow \mathrm{SP}-1$ <br> $\mathrm{MIE} \leftarrow$ status of MIE before an interrupt occurs | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 |  |  |  |

Control Instructions

| MNEMONIC | OPERATION | W | C |  | INSTRUCTION CODE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | FLAG |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 15 | 15 |  |  | 21 | 111 | 10 | 9 | 8 |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Z | C | G |
| NOP | NO OPERATION | 1 | 1 | 0 | 0 | 00 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  | － |
| HALT | HALT CPU | 1 | 1 | 0 | 0 | 00 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | － | － | － |
| El | $\mathrm{MIE} \leftarrow 1$ | 1 | 1 | 0 | 0 | 00 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | － | － | － |
| DI | MIE $\leftarrow 0$ | 1 | 1 | 0 | 0 | 00 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | － | － | － |
| INCB HL | $\mathrm{HL} \mathrm{\leftarrow HL}+1$ | 1 | 1 | 0 | 0 | 00 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | － | － | $\checkmark$ |
| INCB XY | $X Y \leftarrow X Y+1$ | 1 | 1 | 0 | 0 | 00 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | － | － | $\checkmark$ |
| INCW RA | $\mathrm{RA} \leftarrow \mathrm{RA}+1$ | 1 | 1 | 0 | 0 | 00 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | － | － | $\checkmark$ |
| MOV CBR，\＃i4 | CBR↔i4 | 1 | 1 | 0 | 0 | 00 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 1 | 1 | $\mathrm{I}_{3}$ | $\mathrm{i}_{2}$ | $i_{1}$ | $\mathrm{i}_{0}$ |  |  |  |
| MOV EBR，\＃i4 | EBR↔⿺4 | 1 | 1 | 0 | 0 | 00 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 1 | 0 | $\mathrm{i}_{3}$ | $\mathrm{i}_{2}$ | $i_{1}$ | $\mathrm{i}_{0}$ | － | － |  |
| MOV RA0，\＃i4 | RA0ヶ⿺4 | 1 | 1 | 0 | 0 | 00 | 0 | 0 | 0 | 0 | 1 | 0 |  | 0 | 0 | 0 | 0 | $i_{3}$ | $\mathrm{i}_{2}$ | $\mathrm{i}_{1}$ | $\mathrm{i}_{0}$ | － | － |  |
| MOV RA1，\＃i4 | RA1 ヶi4 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |  | 0 | 0 | 0 | 1 | $\mathrm{I}_{3}$ | $\mathrm{i}_{2}$ | $\mathrm{i}_{1}$ | $\mathrm{i}_{0}$ |  | － |  |
| MOV RA2，\＃i4 | RA2 ヶ 4 | 1 | 1 | 0 | 0 | 00 | 0 | 0 | 0 | 0 | 1 | 0 |  | 0 | 0 | 1 | 0 | $\mathrm{i}_{3}$ | $\mathrm{i}_{2}$ | $\mathrm{i}_{1}$ | $\mathrm{i}_{0}$ |  | － |  |
| MOV RA3，\＃i4 | RA3ヶi4 | 1 | 1 | 0 | 0 | 00 | 0 | 0 | 0 | 0 | 1 | 0 |  | 0 | 0 | 1 | 1 | $\mathrm{I}_{3}$ | $\mathrm{i}_{2}$ | $i_{1}$ | $\mathrm{i}_{0}$ |  | － |  |
| MOV H，\＃i4 | $\mathrm{H} \leftarrow \mathrm{i} 4$ | 1 | 1 | 0 | 0 | 00 | 0 | 0 | 0 | 0 | 0 | 1 |  | 0 | 0 | 1 | 1 | $\mathrm{i}_{3}$ | $\mathrm{i}_{2}$ | $\mathrm{i}_{1}$ | $\mathrm{i}_{0}$ | － | － | － |
| MOV L，\＃i4 | L↔i4 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |  | 0 | 0 | 1 | 0 | $\mathrm{I}_{3}$ | $\mathrm{i}_{2}$ | $\mathrm{i}_{1}$ | $\mathrm{i}_{0}$ |  | － | － |
| MOV X，\＃i4 | $X \leftarrow \mathrm{i} 4$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |  | 0 | 0 | 0 | 1 | $\mathrm{i}_{3}$ | $\mathrm{i}_{2}$ | $\mathrm{i}_{1}$ | $\mathrm{i}_{0}$ | － | － | － |
| MOV Y，\＃i4 | $\mathrm{Y} \leftarrow \mathrm{i} 4$ | 1 | 1 | 0 | 0 | 00 | 0 | 0 | 0 | 0 | 0 | 1 |  | 0 | 0 | 0 | 0 | $\mathrm{I}_{3}$ | $\mathrm{i}_{2}$ | $\mathrm{i}_{1}$ | $\mathrm{i}_{0}$ | － | － | － |
| MSA cadr15 | Melody output starts | 2 | 3 | $\begin{aligned} & 0 \\ & \hline 0 \end{aligned}$ | $\begin{gathered} 0 \\ \hline \mathrm{a}_{14} \\ \hline \end{gathered}$ | $\begin{array}{l\|l} 0 & 0 \\ \hline & 14 \\ a_{13} \end{array}$ | ${ }^{0} 10$ | 12a | 0 | $\begin{array}{\|c\|} \hline 0 \\ \hline \mathrm{a}_{10} \\ \hline \end{array}$ | O | O | a | 0 | 0 $a_{6}$ | O | 1 $a_{4}$ | O | 1 $a_{2}$ | 1 $a_{1}$ | 0 |  |  |  |

## Appendix G Mask Option

The ML63326 can select the crystal oscillation circuit or the RC oscillation circuit as the oscillation circuit of the low-speed clock generator circuit by mask option.

To use the mask option, assign mask option data in the application program in accordance with the format below.

Assignment of the mask option data does not affect the application program execution area, because the areas for data assignment for each device are out of the program memory area.

- Mask option area for ML63326: address 5FEOH

ML63326 Mask Option Data Assignment Format

| Address | Function | Contents | Data |  |
| :---: | :--- | :--- | :--- | :--- |
| 5FEOH | Low-speed <br> oscillation clock | Crystal oscillation/ <br> RC oscillation | 0: Crystal oscillation | 1: RC oscillation |

[Example of mask option data generation]

- When the crystal oscillation circuit is specified for the low-speed clock oscillation circuit

ORG 5FEOH $\leftarrow$ Use an assembler pseudo-instruction to set the address of option data to 5 FEOH .
DW 0 : Low-speed oscillation clock, crystal oscillation

- When the RC oscillation circuit is specified for the low-speed clock oscillation circuit

ORG 5FEOH $\leftarrow$ Use an assembler pseudo-instruction to set the address of option data to 5 FEOH .
DW 1 : Low-speed oscillation clock, RC oscillation

ML63326 User's Manual
Appendix G

## ML63326

User's Manual
First Edition: June 1999
Second Edition: September 1999
© 1999 Oki Electric Industry Co., Ltd.


[^0]:    * Bits 14 and 7 may be " 0 " or " 1 ", but in this example they are shown as " 0 ".

[^1]:    *: The test code is used for testing the voice synthesis section and cannot be used by the customers.

[^2]:    *1: The bit PC3 can only be read out. The bit PD3 can only be written in.

