**OKI**

# ML66517 Family

*User's Manual*

**CMOS 16-bit microcontroller**

Preliminary

**SECOND EDITION**

ISSUE DATE: Oct. 1999

**PEUL66517-02**

NOTICE

1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date.

2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs.

3. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature.

4. Oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range.

5. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.

6. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans. Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems.

7. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these.

8. No part of the contents contained herein may be reprinted or reproduced without our prior permission.

9. MS-DOS is a registered trademark of Microsoft Corporation.

# Preface

This user's manual describes the hardware of Oki-original CMOS 16-bit microcontrollers ML66517 family. In addition to this manual, Oki also provides the following manuals which should be read with regard to the ML66517 family.

nX-8/500S Core Instruction Manual

- nX-8/500S core instruction set
- Addressing modes

CC665S User's Manual

- Optimized compiler CC665S operation
- C-language specifications in CC665S

CL665S User's Manual

- Compiler loader CL665S operation

RTL665S Run Time Library Reference

- C run time library explanation

MAC66K Assembler Package User's Manual

- Package overview
- RAS66K (relocatable assembler) operation
- RAS66K assembly language explanation
- RL66K (linker) operation
- LIB66K (librarian) operation
- OH66K (object converter) operation

Macroprocessor MP User's Manual

- MP operation
- Macro language

Ultra-66K/E502  User's Manual

- Ultra-66K (Emulator) explanation
- PathFinder-66K (Debugger) explanation

PW66K Flash Writer System User's Manual

- PW66K Flash Writer System operation

This document is subject to change without notice.

# Notation

| Classification | Notation | Description |
|---|---|---|
| ■ Numeric value | xxH | Represents a hexadecimal number |
| | xxb | Represents a binary number |
| ■ Unit | Word, W | 1 word = 16 bits |
| | byte, B | 1 byte = 2 nibbles = 8 bits |
| | nibble, N | 1 nibble = 4 bits |
| | mega-, M | $10^6$ |
| | kilo-, K | $2^{10} = 1024$ |
| | kilo-, k | $10^3 = 1000$ |
| | mil-, m | $10^{-3}$ |
| | micro-, μ | $10^{-6}$ |
| | nano-, n | $10^{-9}$ |
| | second, s | second |
| | KB | 1KB = 1 kilobyte = 1024 bytes |
| | MB | 1MB = 1 megabyte = $2^{20}$ bytes = 1,048,576 bytes |
| ■ Terminology | "H" level | The signal level of the high side of the voltage; indicates the voltage level of $V_{IH}$ and $V_{OH}$ described in the electrical characteristics. |
| | "L" level | The signal level of the low side of the voltage; indicates voltage level of $V_{IL}$ and $V_{OL}$ described in the electrical characteristics. |
| | Opcode trap | Operation code trap. Occurs when an empty area that has not been assigned an instruction is fetched, or when an instruction code combination that does not contain an instruction is addressed. |

## ■ Register description

Register name  Invalid bit          Fixed bit       Bit name  Bit number

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---|---|---|---|---|---|---|---|---|---|
| ADCON0L | — | SCNC0 | SNEX0 | ADRUN0 | "0" | ADSNM02 | ADSNM01 | ADSNM00 | Address: 009C [H]  R/W access: R/W |
| At reset | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |

Initial value when reset    Read/Write attribute

| Invalid bit | : | Indicates that the bit does not exist. Writing into this bit is invalid. |
|---|---|---|
| Fixed bit | : | When writing, always write the specified value. If read, the specified value will be read. Values of fixed bits are specified as "0" or "1." |
| Read/write attribute | : | R indicates that reading is possible and W indicates that writing is possible. |

# Contents

## Chapter 3    CPU Control Functions

# Chapter 4　　　Memory Control Functions

# Chapter 5　　　Port Functions

## Chapter 6        Clock Oscillation Circuit

## Chapter 7        Time Base Counter (TBC)

## Chapter 8        General-Purpose 8/16 Bit Timers

**Chapter 10     3-Phase PWM Function**

# Chapter 11      PWM Function

# Chapter 12      Serial Port Functions

## Chapter 14       Peripheral Functions

## Chapter 15       External Interrupt Functions

## Chapter 16       Interrupt Processing Functions

## Chapter 17      Bus Port Functions

## Chapter 18      Flash Memory

# Overview

# 1. Overview

**1**

## 1.1  Overview

The ML66517 family, devices are high performance CMOS 16-bit microcontrollers utilizing the nX-8/500S, Oki's proprietary CPU core.  Each device includes capture input with an internal digital filter, 10-bit AD converter, a number of timers, and dedicated 3-phase PWM (6 outputs) function capable of generating and controling of AC/DC motor driving waveforms.

By means of the internal dedicated function for motor control, this general-purpose microcontroller is optimally suited for DC and AC motor control applications for energy saving.

And the internal hardware multiplier allows high-speed arithmetic operations to be executed. And also the internal clock multiplication circuit can reduce the source frequency noise so that high-speed operations can be performed. Flash ROM versions (ML66Q517/ML66Q515) that is programmable with a single power supply ($V_{DD}$ = 4.5 to 5.5 V) are easily used for sudden specification changes and product modifications.

## 1.2  Features

The ML66517 family has the following features.

●    A wide variety of instruction set

- Super scalar instruction set
- 8- and 16-bit arithmetic instructions
- Multiply and divide instructions
  (High speed multiplier is provided)
- Bit manipulate instructions
- Bit logical instructions
- ROM table reference instructions

●    Variety of addressing modes

- Register addressing
- Page addressing
- Pointing register indirect addressing
- Stack addressing
- Immediate addressing

●    Minimum instruction cycles

- 80 ns at 25 MHz (4.5 to 5.5 V)

●    Clock oscillation circuits

- Clock multiplier:  Source oscillation (PLL OFF), source oscillation $\times 2$ or source oscillation $\times 4$ selectable

● Program memory (ROM)

- Internal   64KB  (ML66517/ML66Q517/ML66Q515)
             32KB (ML66514)
- External   128KB $\overline{EA}$ pin active (ML66517/ML66Q517)
             64KB $\overline{EA}$ pin active (ML66Q515/ML66514)

● Data memory (RAM)

- Internal 2KB + external 62KB (ML66517/ML66Q517/ML66Q515)
  Internal 1KB + external 63KB (ML66514)

● I/O ports

- Input ports (Secondary function is an analog input port)
          8 ports (ML66Q517/ML66517)
          4 ports (ML66Q515/ML66514)
- I/O ports (with porgrammable pull-up resistors)
          56 ports max. (ML66517/ML66Q517)
          46 ports max. (ML66Q515/ML66514)

● Timers

- Free-running counter      16 bits $\times$ 1
- General-purpose auto reload timer    16 bits $\times$ 1, 8 bits $\times$ 2
- 8-bit auto reload timer $\times$ 2 or 16-bit auto reload timer $\times$ 1 (ML66517/ML66Q517 only)
- Baud rate generator and 8-bit auto reload timer $\times$ 2
- Watchdog timer $\times$ 1 or 8-bit auto reload timer $\times$ 1

● 3-phase PWM

- 16-bit PWM $\times$ 3
- 16-bit up down timer $\times$ 1
- 8-bit dead time timer $\times$ 3
  (A common reload register (DTMR) is used)

● PWM

- 8-bit PWM $\times$ 4 (ML66517/ML66Q517)
      (can also be used as two 16-bit PWMs)
- 8-bit PWM $\times$ 2 (ML66Q515/ML66514)
      (can also be used as a 16-bit PWM)

● 8-bit serial ports

- UART/Synchronous $\times$ 2

● A/D converter

- 10-bit resolution, 8 channels (ML66517/ML66Q517)
- 10-bit resolution, 4 channels (ML66Q515/ML66514)

● Interrupts
  • Non-maskable: 1
  • Maskable:   4 external, 31 internal (23 vectors) (ML66517/ML66Q517)
                     2 external, 27 internal (17 vectors) (ML66Q515/ML66514)
  • Three levels of priority

● ROM window function

● Standby modes
  • HALT mode
  • STOP mode

● Package
  • 80-pin plastic QFP  (QFP80-P-1420-0.80-BK) (ML66517/ML66Q517)
  • 64-pin plastic QFP  (QFP64-P-1414-0.80-BK) (ML66Q515/ML66514)
  • 64-pin plastic SDIP (SDIP64-P-750-1.778)      (ML66Q515/ML66514)
    (For external dimensions, refer to Chapter 21)

## Table 1-1  ML66517 Family of Products

| Name | | ML66517 | ML66514 |
|---|---|---|---|
| Operating temperature range | | −40°C to +85°C | |
| Power supply voltage/maximum internal operating frequency | | $V_{DD}$ = 4.5 V to 5.5 V/f = 25 MHz | |
| Minimum instruction execution time | | 80 ns at 25 MHz (4.5 to 5.5 V) | |
| Internal ROM size (max. external) | | 64KB (128KB) | 32KB (64KB) |
| Internal RAM size (max. external) | | 2KB (64KB) | 1KB (64KB) |
| I/O ports | I/O pins (with progremmable pull-up resistors) | 56 pins | 46 pins |
| | Input only pins | 8 pins | 4 pins |
| 3-phase PWM (6 outputs) | 16-bit PWM × 3 ch | 1 set | 1 set |
| | 16-bit up down timer | | |
| | 8-bit dead time timer × 3 ch (a common reload register is used) | | |
| Timers | 16-bit free running timer | 1 ch | 1 ch |
| | Compare out/capture input | 2 ch | 2 ch |
| | Capture input | 2 ch | 2 ch |
| | Compare out (linked to 3-phase PWM) | 1 ch | 1 ch |
| | 16-bit timer (Auto reload/timer out) | 1 ch | 1 ch |
| | 8-bit auto reload timer | 2 ch | 2 ch |
| | 8/16 auto reload timer (Can be used as 8-bit × 2 ch or 16-bit × 1 ch) | 1 ch | — |
| | 8-bit auto reload timer (Also function as serial communication baud rete generator) | 2 ch | 2 ch |
| | Watch dog timer (Also functions as 8-bit auto reload timer) | 1 ch | 1 ch |
| | 8-bit PWM (Can also be used as 16-bit PWM) | 4 ch (2 ch) | 2 ch (1 ch) |
| Serial Port | Synchronous/UART | 2 ch | 2 ch |
| 10-bit A/D converter | | with 8 ch multiplexer | with 4 ch multiplexer |
| External interrupt | Non maskable | 1 ch | 1 ch |
| | Maskable (3-level priority) | 4 ch | 2 ch |
| Others | External bus interface (Address/data multiplexed bus) | Internal | Internal |
| | Clock multiplier (× 2, × 4) | Internal | Internal |
| | Multiplier | Internal | Internal |
| Flash ROM versions (Internal ROM/RAM) | | ML66Q517 (64KB/2KB) | ML66Q515 (64KB/2KB) |
| Packages | | 80-pin QFP | 64-pin SDIP/64-pin QFP |

## 1.3 Block Diagram

**Figure 1-1 ML66517/ML66Q517 Block Diagram**

*1 ML66Q515 has 2KB RAM, ML66514 has 1KB RAM
*2 ML66Q515 has 64KB ROM, ML66514 has 32KB ROM

**Figure 1-2  ML66Q515/ML66514 Block Diagram**

## 1.4   Pin Configuration (Top View)



**Figure 1-3  ML66517/ML66Q517 Pin Configuration (80-pin QFP)**

\*     For the external dimensions of the package, refer to Chapter 21, "Package Dimensions".
        For the connections of unused pins, refer to Section 1.5.3.

**Figure 1-4  ML66Q515/ML66514 Pin Configuration (64-pin QFP)**

1

```
      PSEN/P3-1 ⊏                ⊐ P3-0/ALE
        RD/P3-2 ⊏     ○          ⊐ P0-7/AD7
        WR/P3-3 ⊏                ⊐ P0-6/AD6
            GND ⊏                ⊐ P0-5/AD5
         A8/P1-0 ⊏               ⊐ P0-4/AD4
         A9/P1-1 ⊏               ⊐ P0-3/AD3
        A10/P1-2 ⊏      ○        ⊐ P0-2/AD2
        A11/P1-3 ⊏               ⊐ P0-1/AD1
        A12/P1-4 ⊏               ⊐ P0-0/AD0
        A13/P1-5 ⊏               ⊐ EA
        A14/P1-6 ⊏               ⊐ RES
        A15/P1-7 ⊏               ⊐ CLKSEL1
            V_DD ⊏               ⊐ CLKSEL0
           V_REF ⊏               ⊐ V_DD
        AI4/P12-4 ⊏              ⊐ OSC1
        AI5/P12-5 ⊏              ⊐ OSC0
        AI6/P12-6 ⊏              ⊐ GND
        AI7/P12-7 ⊏              ⊐ P11-2/CLKOUT
            AGND ⊏              ⊐ P5-7/TM0EVT
            GND ⊏               ⊐ P5-6/TM0OUT
      RXD6/P15-0 ⊏     ○         ⊐ P6-1/EXINT1
      TXD6/P15-1 ⊏              ⊐ P6-0/EXINT0
      RXC6/P15-2 ⊏              ⊐ P17-3/CPCMF1
      TXC6/P15-3 ⊏              ⊐ P17-2/CPCMF0
       RXD1/P8-0 ⊏              ⊐ P17-1/CAPF1
       TXD1/P8-1 ⊏              ⊐ P17-0/CAPF0
       RXC1/P8-2 ⊏              ⊐ NMI
       TXC1/P8-3 ⊏              ⊐ P16-6/INACT
   PWM0OUT/P7-6 ⊏              ⊐ P16-5/PWMWB
   PWM1OUT/P7-7 ⊏              ⊐ P16-4/PWMW
      PWMU/P16-0 ⊏             ⊐ P16-3/PWMVB
     PWMUB/P16-1 ⊏             ⊐ P16-2/PWMV
```

**Figure 1-5  ML66Q515/ML66514 Pin Configuration (64-pin SDIP)**

## 1.5 Pin Descriptions

### 1.5.1 Description of Each Pin

Table 1-2 (1/3 to 3/3) and Table 1-3 (1/3 to 3/3) list the functions of each pin of the ML66517/ML66Q517 and ML66Q515/ML66514, respectively.

In the I/O column, "I" indicates an input pin, "O" indicates an output pin, and "I/O" indicates an I/O pin.

**Table 1-2  Pin Descriptions of ML66517/ML66Q517 (1/3)**

| Classification | Pin name | Function | | | | |
|---|---|---|---|---|---|---|
| | | I/O | Primary function | I/O | Secondary function | |
| Port | P0_0/AD0 to P0_7/AD7 | I/O | 8-bit I/O port Pull-up resistors can be specified for each individual bit | I/O | External memory access Address output/data I/O port | |
| | P1_0/A8 to P1_7/A15 | I/O | 8-bit I/O port Pull-up resistors can be specified for each individual bit | O | External memory access Address output port | |
| | P2_0/A16 | I/O | 1-bit I/O port Pull-up resistor can be specified | O | External memory access Address output port | |
| | P3_0/ALE | I/O | 4-bit I/O port 10 mA sink capability Pull-up resistors can be specified for each individual bit | O | External memory access Address latch enable signal output pin | |
| | P3_1/$\overline{\text{PSEN}}$ | | | O | External program memory access Read strobe output pin | |
| | P3_2/$\overline{\text{RD}}$ | | | O | External memory access Read strobe output pin | |
| | P3_3/$\overline{\text{WR}}$ | | | O | External memory access Write strobe output pin | |
| | P5_6/TM0OUT | I/O | 2-bit I/O port Pull-up resistors can be specified for each individual bit | O | Timer 0 timer output pin | |
| | P5_7/TM0EVT | | | I | Timer 0 external event input pin | |
| | P6_0/EXINT0 | I/O | 8-bit I/O port Pull-up resistors can be specified for each individual bit | I | External interrupt 0 input pin | |
| | P6_1/EXINT1 | | | I | External interrupt 1 input pin | |
| | P6_2/EXINT2 | | | I | External interrupt 2 input pin | |
| | P6_3/EXINT3 | | | I | External interrupt 3 input pin | |
| | P6_4/TM1EVT | | | I | Timer 1 external event input pin | |
| | P6_5/TM1OUT | | | O | Timer 1 timer output pin | |
| | P6_6/TM2EVT | | | I | Timer 2 external event input pin | |
| | P6_7/TM2OUT | | | O | Timer 2 timer output pin | |
| | P7_6/PWM0OUT | I/O | 2-bit I/O port Pull-up resistors can be specified for each individual bit | O | PWM0 output pin | |
| | P7_7/PWM1OUT | | | O | PWM1 output pin | |

**1**

### Table 1-2  Pin Descriptions of ML66517/ML66Q517 (2/3)

| Classification | Pin name | Function | | | |
|---|---|---|---|---|---|
| | | I/O | Primary function | I/O | Secondary function |
| Port | P8_0/RXD1 | I/O | 6-bit I/O port | I | SIO1 receive data input pin |
| | P8_1/TXD1 | | Pull-up resistors can be | O | SIO1 transmit data output pin |
| | P8_2/RXC1 | | specified for each individual bit | I/O | SIO1 receive clock I/O pin |
| | P8_3/TXC1 | | | I/O | SIO1 transmit clock I/O pin |
| | P8_6/PWM2OUT | | | O | PWM2 output pin |
| | P8_7/PWM3OUT | | | O | PWM3 output pin |
| | P10_7/TM5EVT | I/O | 1-bit I/O port<br>Pull-up resistor can be<br>specified | I | Timer 5 external event input pin |
| | P11_2/CLKOUT | I/O | 1-bit I/O port<br>Pull-up resistors can be<br>specified | O | Main clock pulse output pin |
| | P12_0/AI0<br>to<br>P12_7/AI7 | I | 8-bit input port | I | A/D converter analog input port |
| | P15_0/RXD6 | I/O | 4-bit I/O port | I | SIO6 receive data input pin |
| | P15_1/TXD6 | | Pull-up resistors can be | O | SIO6 transmit data output pin |
| | P15_2/RXC6 | | specified for each individual bit | I/O | SIO6 receive clock I/O pin |
| | P15_3/TXC6 | | | I/O | SIO6 transmit clock I/O pin |
| | P16_0/PWMU | I/O | 7-bit I/O port | O | 3-phase PWMU output pin |
| | P16_1/PWMUB | | Pull-up resistors can be | O | 3-phase PWMUB output pin |
| | P16_2/PWMV | | specified for each individual bit | O | 3-phase PWMV output pin |
| | P16_3/PWMVB | | | O | 3-phase PWMVB output pin |
| | P16_4/PWMW | | | O | 3-phase PWMW output pin |
| | P16_5/PWMWB | | | O | 3-phase PWMWB output pin |
| | P16_6/$\overline{\text{INACT}}$ | | | I | Abnormality detect input pin |
| | P17_0/CAPF0 | I/O | 4-bit I/O port | I | Capture 0 input pin |
| | P17_1/CAPF1 | | Pull-up resistors can be | I | Capture 1 input pin |
| | P17_2/CPCMF0 | | specified for each individual bit | I/O | Capture 0 input/compare 0<br>output pin |
| | P17_3/CPCMF1 | | | I/O | Capture 1 input/compare 1<br>output pin |

### Table 1-2  Pin Descriptions of ML66517/ML66Q517 (3/3)

| Classification | Pin name | I/O | Function |
|---|---|---|---|
| Power supply | $V_{DD}$ | I | Power supply pin |
| | | | Connect all VDD pins to the power supply. |
| | GND | I | GND pin |
| | | | Connect all GND pins to GND. |
| | $V_{REF}$ | I | Analog reference voltage pin |
| | AGND | I | Analog GND pin |
| Oscillation | OSC0 | I | Main clock oscillation input pin |
| | | | Connect to a crystal or ceramic oscillator.  Or, input an external clock. |
| | $\overline{OSC1}$ | O | Main clock oscillation output pin |
| | | | Connect to a crystal or ceramic oscillator. |
| | | | The clock output is opposite in phase to OSC0. |
| | | | Leave this pin unconnected when an external clock is used. |
| | CLKSEL0 | I | Clock multiplication factor select pin |
| | CLKSEL1 | I | Clock multiplication factor is selected from source oscillation (PLL OFF), source oscillation $\times$ 2, or source oscillation $\times$ 4 |
| Reset | $\overline{RES}$ | I | Reset input pin |
| Others | NMI | I | Non-maskable interrupt input pin |
| | $\overline{EA}$ | I | External program memory access input pin |
| | | | If the $\overline{EA}$ pin is enabled (low level), the internal program memory is masked and the CPU executes the program code in external program memory through all address space. |

**1**

## Table 1-3  Pin Descriptions of ML66Q515/ML66514 (1/3)

| Classification | Pin name | Function | | | |
|---|---|---|---|---|---|
| | | I/O | Primary function | I/O | Secondary function |
| Port | P0_0/AD0 to P0_7/AD7 | I/O | 8-bit I/O port<br>Pull-up resistors can be specified for each individual bit | I/O | External memory access<br>Address output/Data I/O port |
| | P1_0/A8 to P1_7/A15 | I/O | 8-bit I/O port<br>Pull-up resistors can be specified for each individual bit | O | External memory access<br>Address output port |
| | P3_0/ALE | I/O | 4-bit I/O port<br>10 mA sink capability<br>Pull-up resistors can be specified for each individual bit | O | External memory access<br>Address latch enable signal output pin |
| | P3_1/$\overline{\text{PSEN}}$ | | | O | External program memory access<br>Read strobe output pin |
| | P3_2/$\overline{\text{RD}}$ | | | O | External memory access<br>Read strobe output pin |
| | P3_3/$\overline{\text{WR}}$ | | | O | External memory access<br>Write strobe output pin |
| | P5_6/TM0OUT | I/O | 2-bit I/O port<br>Pull-up resistors can be specified for each individual bit | O | Timer 0 timer output pin |
| | P5_7/TM0EVT | | | I | Timer 0 external event input pin |
| | P6_0/EXINT0 | I/O | 2-bit I/O port<br>Pull-up resistors can be specified for each individual bit | I | External interrupt 0 input pin |
| | P6_1/EXINT1 | | | I | External interrupt 1 input pin |
| | P7_6/PWM0OUT | I/O | 2-bit I/O port<br>Pull-up resistors can be specified for each individual bit | O | PWM0 output pin |
| | P7_7/PWM1OUT | | | O | PWM1 output pin |
| | P8_0/RXD1 | I/O | 4-bit I/O port<br>Pull-up resistors can be specified for each individual bit | I | SIO1 receive data input pin |
| | P8_1/TXD1 | | | O | SIO1 transmit data output pin |
| | P8_2/RXC1 | | | I/O | SIO1 receive clock I/O pin |
| | P8_3/TXC1 | | | I/O | SIO1 transmit clock i/O pin |
| | P11_2/CLKOUT | I/O | 1-bit I/O port<br>Pull-up resistor can be specified | O | Main clock pulse output pin |
| | P12_4/AI4 to P12_7/AI7 | I | 4-bit input port | I | A/D converter analog input port |
| | P15_0/RXD6 | I/O | 4-bit I/O port<br>Pull-up resistor can be specified for each individual bit | I | SIO6 receive data input pin |
| | P15_1/TXD6 | | | O | SIO6 transmit data output pin |
| | P15_2/RXC6 | | | I/O | SIO6 receive clock I/O pin |
| | P15_3/TXC6 | | | I/O | SIO6 transmit clock I/O pin |

**Table 1-3  Pin Descriptions of ML66Q515/ML66514 (2/3)**

| Classification | Pin name | Function | | | | |
|---|---|---|---|---|---|---|
| | | I/O | Primary function | I/O | Secondary function | |
| Port | P16_0/PWMU | I/O | 7-bit I/O port | O | 3-phase PWMU output pin | |
| | P16_1/PWMUB | | Pull-up resistors can be | O | 3-phase PWMUB output pin | |
| | P16_2/PWMV | | specified for each individual bit | O | 3-phase PWMV output pin | |
| | P16_3/PWMVB | | | O | 3-phase PWMVB output pin | |
| | P16_4/PWMW | | | O | 3-phase PWMW output pin | |
| | P16_5/PWMWB | | | O | 3-phase PWMWB output pin | |
| | P16_6/$\overline{\text{INACT}}$ | | | I | Abnormality detect input pin | |
| | P17_0/CAPF0 | I/O | 4-bit I/O port | I | Capture 0 input pin | |
| | P17_1/CAPF1 | | Pull-up resistors can be | I | Capture 1 input pin | |
| | P17_2/CPCMF0 | | specified for each individual bit | I/O | Capture 0 input/compare 0 output pin | |
| | P17_3/CPCMF1 | | | I/O | Capture 1 input/compare 1 output pin | |

**1**

**Table 1-3  Pin Descriptions of ML66Q515/ML66514 (3/3)**

| Classification | Pin name | I/O | Function |
|---|---|---|---|
| Power supply | $V_{DD}$ | I | Power supply pin |
| | | | Connect all VDD pins to the power supply. |
| | GND | I | GND pin |
| | | | Connect all GND pins to GND. |
| | $V_{REF}$ | I | Analog reference voltage pin |
| | AGND | I | Analog GND pin |
| Oscillation | OSC0 | I | Main clock oscillation input pin |
| | | | Connect to a crystal or ceramic oscillator.  Or, input an external clock. |
| | $\overline{OSC1}$ | O | Main clock oscillation output pin |
| | | | Connect to a crystal or ceramic oscillator. |
| | | | The clock output is opposite in phase to OSC0. |
| | | | Leave this pin unconnected when an external clock is used. |
| | CLKSEL0 | I | Clock multiplication factor select pin |
| | CLKSEL1 | I | Clock multiplication factor is selected from source oscillation (PLL OFF), source oscillation $\times 2$, or source oscillation $\times 4$ |
| Reset | $\overline{RES}$ | I | Reset input pin |
| Others | NMI | I | Non-maskable interrupt input pin |
| | $\overline{EA}$ | I | External program memory access input pin |
| | | | If the $\overline{EA}$ pin is enabled (low level), the internal program memory is masked and the CPU executes the program code in external program memory through all address space. |

### 1.5.2 Pin Configuration

A simplified pin configuration for each pin of the ML66517 family is shown in Table 1-4 and Figure 1-6.

**Table 1-4  Configuration of Each Pin**

| Pin name | Type | Pin name | Type |
|----------|------|----------|------|
| P0_0 to P0_7 | 6 | P10_7 | 5 |
| P1_0 to P1_7 | 5 | P11_2 | 5 |
| P2_0 | 5 | P12_0 to P12_7 | 3 |
| P3_0, P3_1 | 4 | P15_0 to P15_3 | 5 |
| P3_2, P3_3 | 5 | P16_0 to P16_6 | 5 |
| P5_6, P5_7 | 5 | P17_0 to P17_3 | 5 |
| P6_0 to P6_7 | 5 | $\overline{\text{RES}}$ | 2 |
| P7_6, P7_7 | 5 | NMI, $\overline{\text{EA}}$ | 1 |
| P8_0 to P8_3 P8_6, P8_7 | 5 | CLKSEL0, CLKSEL1 | 1 |



**Figure 1-6  Types of Pin Configurations**

### 1.5.3 Connections for Unused Pins

Table 1-5 lists the pin connections for unused pins.

**Table 1-5  Connections for Unused Pins**

| Pin | Pin connection |
|---|---|
| P0_0 to 0_7 | |
| P1_0 to 1_7 | |
| P2_0 | |
| P3_0 to 3_3 | |
| P5_6, P5_7 | |
| P6_0 to 6_7 | When a programmable pull-up resistor is set: Open |
| P7_6, P7_7 | |
| P8_0 to P8_3, | When input is set: High or Low level |
| P8_6, P8_7 | |
| P10_7 | When output is set: Open |
| P11_2 | |
| P15_0 to P15_3 | |
| P16_0 to P16_6 | |
| P17_0 to P17_3 | |
| P12_0 to 12_7 | VREF or AGND |
| VREF | $V_{DD}$ |
| AGND | GND |
| NMI | High or Low level |
| $\overline{EA}$ | High level |
| $\overline{OSC1}$ | Open |

## 1.6  Basic Operational Timing

The ML66517 family is configured such that one pulse of the main clock (CLK) is one state. In other words, one state is 40 ns (at 25 MHz).  One instruction cycle consists of more than one state (S2, S3, ..., Sn).

The number of states required for program execution differs depending upon the instruction. The minimum is 2 states and the maximum is 48 states.  (For details, refer to the nX-8/500S Core Instruction Manual.)
To achieve high-speed execution of instructions, one byte of the instruction is pre-fetched. While one instruction is being executed, the next instruction will be fetched.

Figure 1-7 through Figure 1-10 show basic timing examples.

If program memory is accessed externally, a number of wait cycles (0 to 3 cycles) specified by the ROM ready control register (ROMRDY) are inserted.  <u>If data memory is accessed externally, 2 or 3 cycles (1 cycle = 1 state) are automatically inserted for a 1 byte read or write.</u>  In addition, the number of wait cycles (0 to 7 cycles) specified by the RAM ready control register (RAMRDY) will also be inserted.

For external memory access timings, refer to Chapter 17, "Bus Port Functions."

CPUCLK

State  S3 — S4 — S1 — S2 — S3 — S4 — S1 — S2 — S3 — S4 — S5 — S6 — S7 — S8 — S1 —
= M1S1          = M1S1                                   = M1S1

PC (internal)  n  |  n + 1  |  n + 2  |  n + 3  |  n + 4  |  n + 5

P1 (port)  P1 DATA STABLE

P4 (port)  P4 DATA STABLE

Execute LB A, P1 instruction
AL←P1

Execute MOVB off N8,[DP] instruction (DP = 0024H, LRB: internal RAM)
off N8←[DP] (RAM←P4)

Execute next instruction

Fetch LB A, P1 instruction

Fetch 2nd byte of  LB A, P1 instruction

Fetch MOVB off N8,[DP] instruction

Fetch 2nd byte of MOVB off N8,[DP] instruction

Fetch 3rd byte of MOVB off N8,[DP] instruction

Fetch next instruction

**Figure 1-7  Basic Operation Timing Example (Reading Port Data)**

CPUCLK

State    S3 —›|‹— S4 —›|‹— S1 —›|‹— S2 —›|‹— S3 —›|‹— S4 —›|‹— S1 —›|‹— S2 —›|‹— S3 —›|‹— S4 —›|‹— S5 —›|‹— S6 —›|‹— S1 —›|‹—

        = M1S1                              = M1S1                                                      = M1S1

PC (internal)        n            n + 1            n + 2            n + 3            n + 4            n + 5

P1 (port)                    OLD DATA                          NEW DATA (value of AL)

P4 (port)                    OLD DATA                                                    NEW DATA (value of #N8)

                                                                                          Execute next
                Execute STB A, P1 instruction              Execute MOVB P4, #N8 instruction              instruction
                        P1←AL                                      P4←#N8

Fetch STB A, P1 | Fetch 2nd        Fetch          Fetch 2nd byte of   Fetch 3rd byte of   Fetch next      Fetch 2nd
instruction      byte of STB A, P1  MOVB P4, #N8    MOVB P4, #N8        MOVB P4, #N8        instruction     byte of next
                 instruction        instruction     instruction         instruction                         instruction

**Figure 1-8  Basic Operation Timing Example (Writing Port Data)**

[Note]

• The timing when the TM0RUN bit becomes "1" differs depending upon the instruction used.
• The timing for reading TM0C differs depending upon the instruction used.
• The TM0C count timing differs depending upon the selected TM0C clock.

**Figure 1-9  Timer 0 Operation Timing Example**

[Note]

- There are 14 interrupt transfer cycles. However, if the program memory space has been extended 128KB, then there will be 17 cycles.
- IRQ is reset to "0" at the 3rd interrupt transfer cycle.

**Figure 1-10  Interrupt Transfer Timing Example**

### 1.7  Note on Programming

1

(1)  Setting of external interrupt control register 1 (EXI1CON)

When reset ($\overline{\text{RES}}$ signal input, execution of the BRK instruction, overflow of the watchdog timer, op code trap), EXI1CON becomes 55H.

However, in the case of ICE, EXI1CON becomes 00H.  <u>When the Capture/Compare Timer or 3-phase PWM function is to be used, be sure to write 55H to EXI1CON.</u>

(2)  Wait cycle insertion, duaring SFR area access

According to the requirements for each application, one or more wait cycles need to be inserted during an SFR area access.  The number of the wait cycles is set with bits 4 to 6 in the ROMRDY.

For details on the number of the wait cycles to be inserted, refer to the development tool manual for the ML66517 family.

# CPU Architecture

# 2.  CPU Architecture

## 2.1  Overview

The ML66517 microcontroller family utilize the nX-8/500S, Oki's proprietary 16-bit CPU core.

**2**

The nX-8/500S performs various operations mainly by using an accumulator and register set.  Almost all instructions and addressing modes are applicable both to byte-format and word-format data.  And it also has bit processing functions.

Memory space is separated into program memory space and data memory space.

The ML66517/ML66Q517 have the program memory space of up to 128KB and the data memory space of up to 64KB.

The ML66Q515/ML66514 have the program memory space of up to 64KB and the data memory space of up to 64KB.

In addition, special dedicated addressing modes are provided for some specific portion of data space such as Special Function Registers area, fixed page area, and current page area and so on, for the purpose of efficient programming.

For further details, refer to the "nX-8/500S CPU Core Instruction Manual".

By the requirements for each application one or more wait cycle need to be inserted during an SFR area access.  For details of wait cycle number to be inserted, refer to the development tool manual for the ML66517 family.

## 2.2  Memory Space

Program memory space and data memory space are set independently.  At reset, up to 64 KB (max.) can be accessed for each.  And for the ML66517/ML66Q517, by changing settings of the memory size control register (MEMSCON) located in the SFR area, the program memory space can be expanded up to 128KB.

### 2.2.1 Memory Space Expansion

The memory size control register (MEMSCON) is located in the SFR register and specifies the size of the memory space. MEMSCON is included only in the ML66517/ML66Q517. The program memory space can be expanded to 128KB by setting the LROM bit (bit 1) to "1".

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---------|---|---|---|---|---|---|------|---|---|
| MEMSCON | — | — | — | — | — | — | LROM | — | Address: 0011 [H] R/W access: R/W |
| At reset | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | |

| | |
|---|---|
| 0 | Program memory space 64KB |
| 1 | Program memory space 128KB |

"—" indicates a nonexistent bit.
When read, the value of the bits 2 to 7 will be "1" and bit 0 will be read as "0".

**Figure 2-1  MEMSCON Configuration**

To write to the LROM bit of MEMSCON, write "5H" and then "0AH" to the upper 4 bits of the memory size acceptor (MEMSACP) register located in the SFR area.

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---------|---|---|---|---|---|---|---|---|---|
| MEMSACP | | | | | — | — | — | — | Address: 0010 [H] R/W access: W |

Writing to LROM is enabled by writing "5H" and "0AH" consecutively.

"—" indicates a non existent bit.
Writing to this bit is always ignored.

**Figure 2-2  MEMSACP Configuration**

Note : If the FJ, FCAL, or FRT instruction is executed while the LROM bit is being reset to "0", the op code trap is generated and system reset will be executed.

If the LROM bit is set to "1", the memory space expansion is actually enabled after execution of the instruction that follows the LROM bit write instruction.
Programming examples to expand the program memory space are listed below.
(Medium memory space is only for the ML66517/ML66Q517.)

**2**

- SMALL memory space (64KB program memory space, 64KB data memory space)
  MOVB   MEMSACP, #50H
  MOVB   MEMSACP, #0A0H
  MOVB   MEMSCON, #00H (initial value)

- MEDIUM memory space (128KB program memory space, 64KB data memory space)
  MOVB   MEMSACP, #50H
  MOVB   MEMSACP, #0A0H
  MOVB   MEMSCON, #02H

MEMSCON can be written only once after reset (due to a $\overline{\text{RES}}$ input, BRK instruction execution, watchdog timer overflow, or opcode trap).  Therefore, to change the memory space model once set to the other, reset and write again to the MEMSCON.

### 2.2.2 Program Memory Space

The Program Memory Space is also called "ROM space". A maximum of 128KB (131,072 bytes) of program memory can be accessed in 64KB (65,536 bytes) unit segments of segment 0 and 1 for the ML66517/ML66Q517.  However, if more than 64KB (segment 1) is to be accessed, the LROM bit of the MEMSCON (memory size control register) SFR must be set to "1".
The code segment register (CSR) specifies the segment to be used, and the program counter (PC) specifies the address in the segment.  However, the segment to be used in the execution of ROM table reference instructions (such as LC A, obj) and the ROM window function is specified by the table segment register (TSR).
The 64KB (65,536 bytes) area in segment 0 constitutes the internal ROM area and the 64 KB area in segment 1 form the external ROM area.
The ML66Q515/ML66514 have only the segment 0 and can access program memory up to 64KB (65536 bytes).  The ML66Q515 has all of the 64KB (65536 bytes) ROM in the internal ROM area.  The ML66514 has 32KB (32768 bytes) ROM in the internal ROM area and 32KB (from 8000H to FFFFH) in the external ROM area.

The following areas are assigned to segment 0:

- Vector table area (84 bytes)
- VCAL table area (32 bytes)

In addition, the following area is assigned to each segment.

- ACAL area (2,048 bytes)

Figure 2-3 shows a memory map of the program memory space.

```
           Segment 0                                    Segment 1
0000H  ┌──────────────────┐   ↑              0000H  ┌──────────────────┐   ↑
       │  Vector table area│   │                     │                  │   │
       │    (74 bytes)     │   │                     │                  │   │
0049H  │                   │   │                     │                  │   │
004AH  ├──────────────────┤   │                     │                  │   │
       │  VCAL table area  │  Internal               │                  │  External
       │    (32 bytes)     │  ROM area               │                  │  ROM area
0069H  │                   │   │                     │                  │   │
006AH  ├──────────────────┤   │                     │                  │   │
       │  Vector table area│   │                     │                  │   │
       │    (10 bytes)     │   │                     │                  │   │
0073H  │                   │   │                     │                  │   │
0074H  ├──────────────────┤   │                     │                  │   │
       │                   │   │                     │                  │   │
0FFFH  │                   │   │              0FFFH  │                  │   │
1000H  ├──────────────────┤   │              1000H  ├──────────────────┤   │
       │    ACAL area      │   │                     │    ACAL area     │   │
       │     (2KB)         │   │                     │     (2KB)        │   │
17FFH  │                   │   │              17FFH  │                  │   │
1800H  ├──────────────────┤   │              1800H  ├──────────────────┤   │
       ≈                  ≈   │                     ≈                  ≈   │
       │                   │   │                     │                  │   │
       │                   │   │                     │                  │   │
0FFFFH └──────────────────┘   ↓              0FFFFH └──────────────────┘   ↓
```

[Notes]

1)    In the case of the ML66Q515, the area from 0H to 0FFFFH in segment 0 is mapped to the internal ROM area.  (no external ROM area)
2)    In the case of the ML66514, the area from 0H to 7FFFH in segment 0 is mapped to the internal ROM area, and the area from 8000H to 0FFFFH in segment 0 is mapped to the external ROM area.

**Figure 2-3  Memory Map of Program Memory Space**

**2**

**(1) Accessing program memory space**

Program memory space is accessed by the program counter (PC) and the code segment register (CSR) (CSR is included only in the ML66517/ML66Q517) . However, when a ROM table reference instruction (such as LC A, obj) or a ROM window function (refer to Section 4.3) is executed, program memory space is accessed according to the contents of the table segment register (TSR) and the register specified by the instruction (TSR is included only in the ML66517/ML66Q517).

Access of the internal ROM area and the external memory area of the program memory space is automatically switched by internal device operation depending on the status of the $\overline{\text{EA}}$ pin and the program address.

In the case of the ML66517/ML66Q517 when a high level is input to the $\overline{\text{EA}}$ pin, the internal ROM area is accessed if the program address is between 0000H and 0FFFFH, and the external ROM area is accessed if the address is between 10000H and 1FFFFH. When the external ROM area is accessed, the secondary functions of the external memory control pins (port0, 1, 2 and 3) must be set.
When a low level is input to the $\overline{\text{EA}}$ pin, the external ROM area is accessed for all program addresses. The area from 0000H to FFFDH can be fetched by the internal program. Therefore, be careful that the final address of instruction code does not exceed FFFDH. The final address of the table data is FFFFH.

In the case of the ML66Q515 when a high level is input to the $\overline{\text{EA}}$ pin, the internal ROM area is accessed for all program addresses (0000H to FFFFFFH). When a low level is input to the $\overline{\text{EA}}$ pin, the external ROM area is accessed for all program addresses.The area from 0000H to FFFDH can be fetched by the internal program. Be careful that the final address of instruction code does not exceed FFFDH The final address of the table data is FFFFH.

In the case of the ML66514, when a high level is input to the $\overline{\text{EA}}$ pin, the internal ROM area is accessed if the address is between 0000H and 7FFFH, and the external ROM area is accessed if the address is between 8000H and FFFFH. When the external ROM area is to be accessed, the secondary functions of the external memory control pins (port0, 1 and 3) must be set. When a low level is input to the $\overline{\text{EA}}$ pin, the external ROM area is accessed for all program addresses.
The area from 0000H to 7FFDH can be fetched by the internal program. Take care that the final address of instruction code does not exceed 7FFDH. The final address of the table data is 7FFFH.

If the external memory area of the program memory space is accessed, Port 0 (address output and data input), Port 1 (addresses A8 to A15 outputs) and Port 2 (address A16 output) operate as bus ports, and the P3_0/ALE pin and P3_1/$\overline{\text{PSEN}}$ pin become active.

**(2)    Vector table area**

The 74-byte area of addresses from 0000H to 0049H and the 10-byte area of addresses from 006AH to 0073H in segment 0 of program memory space are used as the vector table area that stores branch addresses for all types of resets and interrupts (28 types) as shown in Table 2-1.

If a reset or interrupt occurs, the corresponding 2-byte branch address, stored in the vector table, is loaded into the PC.  (The even address contains the lower order data and the odd address contains the upper order data.)  At the same time, "0" is loaded into the Code Segment Register (CSR) and program execution starts from the loaded segment 0 address.  Therefore if a reset or interrupt occurs during execution of an instruction in segment 1 (or segment other than 0), program control will branch to an address in segment 0.

With reasons described above, reset routine and interrupt routines must be located in segment 0.  This fact is important for medium memory model programming.  Proper alignment attribute must be applied to your relocatable interrupt routines.

In medium memory model you specified by MEMSCON setting, CPU automatically provides extra stack area for the CSR contents.  When RTI instruction is executed, CSR contents in stack are re-stored into CSR and program execution is continued in the same program segment.

If this area is not used as a vector table area, it can be used as a normal program area.

Table 2-1 lists the vector table addresses for each type of reset or interrupt.

**[Example]  Program starting address of 0200H due to $\overline{\text{RES}}$ pin input**

| Program address | Data code | |
| --- | --- | --- |
| 0000H | 00H | (lower order data for program start address) |
| 0001H | 02H | (upper order data for program start address) |

**2**

### Table 2-1  Vector Table List

| Vector table starting address [H] | Interrupt or reset factor |
| --- | --- |
| 0000 | Reset by $\overline{\text{RES}}$ pin input |
| 0002 | Reset by execution of BRK instruction |
| 0004 | Reset by overflow of watchdog timer |
| 0006 | Reset by opcode trap |
| 0008 | Interrupt by NMI pin input (non-maskable interrupt) |
| 000A | Interrupt by EXINT0 pin input (external interrupt 0) |
| 001A | Interrupt by overflow of timer 0 |
| 001C | Interrupt by EXINT1 pin input (external interrupt 1) |
| 001E | Interrupt by EXINT2 pin input (external interrupt 2) |
| 0020 | Interrupt by EXINT3 pin input (external interrupt 3) |
| 0022 | Interrupt by overflow of timer 1 |
| 0024 | Interrupt by overflow of timer 2 |
| 0026 | Interrupt by overflow of timer 3 |
| 002A | Interrupt by overflow of free running counter |
| 002C | Interrupt by CAPF0 event input, CAPF1 event input |
| 002E | Interrupt by CPCMF0 event input, compare match/ CPCMF1 event input, compare match |
| 0030 | Interrupt by PW3C underflow/PW3C and PW3CYR match |
| 0036 | Interrupt by overflow of timer 4 |
| 0038 | Interrupt by SIO1 transmit buffer empty, transmit completion, receive completion |
| 003A | Interrupt by overflow of timer 5 |
| 003E | Interrupt by SIO6 transmit buffer empty, transmit completion, receive completion |
| 0042 | Interrupt by overflow of timer 6 |
| 0044 | Interrupt by A/D conversion scan channel cycle completion/select mode completion |
| 006A | Interrupt by PWC0 overflow, PWC0 and PWR0 match |
| 006C | Interrupt by PWC1 overflow, PWC1 and PWR1 match |
| 006E | Interrupt by PWC0 and PWR2 match |
| 0070 | Interrupt by PWC1 and PWR3 match |
| 0072 | Interrupt by overflow of timer 9 |

**(3)    VCAL table area**

The VCAL table area is assigned to the 32-byte area of program memory space in segment 0 from address 004AH to 0069H and stores branch addresses for 1-byte call instructions (VCAL: 16 types).

If a VCAL instruction is executed, the next address after the VCAL instruction is saved onto the system stack, the system stack pointer (SSP) is decremented by 2, and the corresponding 2-byte address stored in the vector table is loaded into the PC. (The even address contains the lower data and the odd address contains the upper data).  The program begins execution from the loaded address.

However, in the case of the ML66517/ML66Q517, if the program memory space has been expanded to 128KB, the SSP is decremented by 4 because the CSR value is also saved at the same time that the PC is saved.  Also, the CSR is loaded with "0" at the same time as the branch address is loaded into the PC.  Therefore, if a VCAL instruction is executed in segment 1, program control will branch to a branch address in segment 0.

If the program memory space is up to 64KB (the LROM bit of MEMSCON is "0"), execution of a RT instruction will return program control from the subroutine branched to by the VCAL instruction.  If the program memory space is 128KB (the LROM bit is "1"), execution of a FRT instruction returns program control from the subroutine branched to by the VCAL instruction.

If this area is not used as the VCAL table area, it can be used as a normal program area.

Table 2-2 lists the VCAL vector addresses.

   **[Example]  Program starting address of 0400H due to VCAL 4AH instruction**

| Program address | Data code | |
|---|---|---|
| 004AH | 00H | (lower order data for subroutine start address) |
| 004BH | 04H | (upper order data for subroutine start address) |

**Table 2-2  VCAL Vector Address List**

| VCAL table starting address [H] | VCAL instruction |
|---|---|
| 004A | VCAL 4AH |
| 004C | VCAL 4CH |
| 004E | VCAL 4EH |
| 0050 | VCAL 50H |
| 0052 | VCAL 52H |
| 0054 | VCAL 54H |
| 0056 | VCAL 56H |
| 0058 | VCAL 58H |
| 005A | VCAL 5AH |
| 005C | VCAL 5CH |
| 005E | VCAL 5EH |
| 0060 | VCAL 60H |
| 0062 | VCAL 62H |
| 0064 | VCAL 64H |
| 0066 | VCAL 66H |
| 0068 | VCAL 68H |

**(4)   ACAL area**

The 2KB area from 1000H to 17FFH of each program segment is called ACAL area.  The subroutines located in this area can be called by 2-byte call instruction (ACAL).
ACAL is an in-segment call instruction which does not rewrite the CSR contents.

If an ACAL instruction is executed, the address following the next address after the ACAL instruction is saved onto the system stack, the system stack pointer (SSP) is decremented by 2, and 11-bit data included in the ACAL instruction code is loaded into the PC.  Program execution begins at the loaded address (1000 to 17FFH).

### 2.2.3 Data Memory Space

A maximum of 64KB (65536 bytes) of data memory can be accessed by the ML66517/ ML66Q517/ML66Q515/ML66514.

The following areas are assigned to the data memory space: a special function register area (SFR: 256 bytes), a reserved area (256 bytes), a fixed page area (FIX: 256 bytes), an internal RAM area (2,048 bytes)[*1], a local register setting area (2,048 bytes) and an external memory area (65,536 bytes).

A pointing register area (PR: 64 bytes) and a special bit addressing area (sbafix: 64 bytes) are assigned to the fixed page area.  The ROM window setting area (1000H to 0FFFFH of segment 0) is assigned to the external data memory area.

Figure 2-4 shows a memory map of the data memory space.

[Notes]

*1. 1,024 bytes for the ML66514

**2**



**Figure 2-4  Memory Map of Data Memory Space**

[Notes]

1.  In the case of the ML66514, the area from 0200H to 05FFH is the internal RAM area and the area from 0600H to FFFFH is the external data memory area.

**(1)    Special function register (SFR) area**

The group of registers with special functions such as mode registers for internal peripheral hardware, control registers and counters are assigned to the 256-byte area in data memory space from 0000H to 00FFH. Refer to Chapter 20, "Special Function Registers (SFRs)" for a more detailed description.

**(2)    Reserved area**

The 256-byte data memory space from 0100H to 01FFH is reserved for future use as an expanded SFR area. The reserved area is not available to the ML66517 family.

**(3)    Internal RAM area**

In the case of the ML66517/ML66Q517/ML66Q515, internal RAM is assigned to the 2KB (2,048 bytes) area in data memory space from 0200H to 09FFH.  1KB (1,024 bytes) area from 0200H to 05FFH for the ML66514 is assigned as internal RAM area, respectively.

**(4)    Fixed page (FIX) area**

A pointing register (PR) area and a special bit addressing (sbafix) area are assigned to the 256-byte area in data memory from 0200H to 02FFH.

The pointing register area is assigned to addresses 0200H to 023FH and contains 8 sets of the following 4 registers.

• Index register (X1, X2)
• Data pointer (DP)
• User stack pointer (USP)

All of the above are 16-bit registers.  Even addresses contain lower order data and odd addresses contain higher order data.

The special bit address area is assigned to addresses 02C0H to 02FFH.  SB, RB, JBR and JBS instructions to this area can be implemented in a small number of bytes.

Figure 2-5 shows the map of the fixed page area.

**2**

| | | |
|---|---|---|
| 01FFH | Reserved area | |
| 0200H | X1 | |
| | X2 | |
| | DP | SCB = 0 |
| | USP | |
| 0208H | X1 | |
| | X2 | |
| | DP | SCB = 1 |
| | USP | |
| 0210H | X1 | |
| | | |
| | USP | |
| 0238H | X1 | |
| | X2 | SCB = 7 |
| | DP | |
| | USP | |
| 0240H | | |

Fixed page area

Pointing register set

02C0H — SBA area 64 bytes

This area can be used by SB, RB, JBS, and JBR instructions with sba. bit as the object.

0300H

**Figure 2-5  Map of Fixed Page Area**

**(5)  Local register setting area**

The local register setting area is the 2KB area of data memory from 0200H to 09FFH. Local registers are set in 8-byte units, as specified by the lower 8 bits of LRB (LRBL).

Figure 2-6 shows the map of the local register setting area.



**Figure 2-6  Map of Local Register Setting Area**

**(6)  External data memory area**

For the ML66517/ML66Q517/ML66Q515, the external data memory area is the 62KB (63,488 bytes) area of data memory space from 0A00H to FFFFH.  For the ML66514, it is the 63KB (64,512 bytes) area from 0600H to FFFFH.  If this external data memory is to be accessed, the secondary functions of memory related pins (ports 0, 1 and 3) must be set. The external data memory is accessed by Port 0 (address output and data I/O: AD0 to AD7), Port 1 (address output: A8 to A15), P3_0/ALE, P3_3/$\overline{WR}$ (write strobe output function) and P3_2/$\overline{RD}$ (read strobe output function) signals.

The 60KB (61,440 bytes) area from 1000H to FFFFH of data memory is the external data memory area.  However, the ROM window function can be set by the ROM window setting register.  If the ROM window function is used in the specified area (address 1000H and above), instead of accessing data in the data memory space, instructions (read operations) will access data in the program memory space at the same address.

The ROM window function is valid if the register (ROMWIN) that enables the ROM window function is set and the accessed (read) address is in external data memory.

### 2.2.4 Data Memory Access

Examples of memory access are presented below for the cases when an instruction performs a byte operation and a word operation in the data memory space.

**(1)   Byte operations**

In the case of a byte operation, the address obtained from the instruction points to the targeted 8-bit data.

**[Example]  LB A, [DP]: where the contents of DP are 0335H**



**(2)   Word operations**

In the case of a word operation, corresponding to the address obtained from the instruction, the address with least significant bit (LSB) set to "0" (even address) points to the lower order 8-bit data and the address with LSB set to "1" (odd address) points to the upper order 8-bit data to form the targeted 16-bit data.

Therefore, a targeted 16-bit data formed with upper oder 8-bit data for the odd address and lower oder 8-bit for the even address can not be accessed. (The boundary exists between two bytes in word operation.)

Yet such a boundary limit does not exist for the program memory space.

**[Example]  L A, [DP]:  where the contents of DP are 0334H (or 0335H)**

### 2.3  Registers

Registers are classified by function as the arithmetic register, control registers, pointing registers, special function registers, local registers and segment registers.

Figure 2-7 shows the configuration of each register.

Arithmetic register

| 15 | 0 |
|---|---|
| ACC | |

Control registers

| 15 | 0 |
|---|---|
| PSW | |
| P C | |
| LRB | |
| SSP | |

Pointing registers

| 15 | 0 |
|---|---|
| X1 | |
| X2 | |
| DP | |
| USP | |

Segment registers

| 7 | 0 |
|---|---|
| CSR | |
| TSR | |

Local registers

| 7 | 0 7 | 0 | |
|---|---|---|---|
| R1 | R0 | (ER0) |
| R3 | R2 | (ER1) |
| R5 | R4 | (ER2) |
| R7 | R6 | (ER3) |

Special function registers (SFRs)

| 7 | 0 7 | 0 |
|---|---|---|
| 1 | 0 | |
| 3 | 2 | |
| ⋮ | ⋮ | |
| 253 | 252 | |
| 255 | 254 | |

**Figure 2-7  Register Configurations**

### 2.3.1 Arithmetic Register (ACC)

The arithmetic register is a 16-bit accumulator (ACC), central to all type of arithmetic operations.

If a transfer or arithmetic operation is:

- a word operation, all 16 bits (bits 15 to 0) are accessed,
- a byte operation, the lower 8 bits (bits 7 to 0) are accessed, or
- a nibble operation, the lower 4 bits (bits 3 to 0) are accessed.

If the targeted bit in a bit instruction is specified by ACC (such as SBR, RBR, etc.), the upper 5 bits (bits 7 to 3) within the lower 8 bits specify the address offset, and the lower 3 bits (bits 2 to 0) specify the bit position.

ACC is assigned to the SFR area.  At reset (due to a $\overline{\text{RES}}$ input, BRK instruction execution, watchdog timer overflow, or opcode trap), the contents of ACC become 0000H.

### 2.3.2 Control Registers

Control registers are a group of four 16-bit registers with dedicated functions for program status, program sequence, local registers and stack control.

**(1)** **Program status word (PSW)**

PSW is a 16-bit register consisting of the following.

- A flag (DD) that is referenced when executing instructions
- Flags (CY, ZF, HC, S, OV) that are set to "1" or reset to "0" depending upon instruction execution results
- Flags (SCB0 to SCB2) that specify the pointing register setting
- A flag (MIE) that enables ("1") or disables ("0") all maskable interrupts
- Flags (BCB0, BCB1) that specify the segment 0 common area and that are freely used as user's flags in the ML66517 family
- Flags (F0 to F2) that the user can freely utilize
- A flag for use with future expanded CPU core functions. In the ML66517 family of devices, this flag (MAB) can be freely utilized by the user.

In addition to 16-bit PSW operations, 8-bit operations can also be performed with the PSW divided into the 8-bit units of PSWH (bits 15 to 8) and PSWL (bits 7 to 0).

Figure 2-8 shows the PSW configuration.



**Figure 2-8  PSW Configuration**

The upper 8 bits of the PSW (PSWH) contain:
- a flag (DD) that is referenced when executing instructions and
- flags (CY, ZF, HC, S, OV) that are set to "1" or reset to "0" depending upon instruction execution results.

Therefore, <u>if the following instructions are performed on PSW or PSWH, flag operation may change from its original function.</u>

(i) Instructions that load the contents of PSW or PSWH into ACC
(contents of ZF become undefined)
(ii) Bit operation instructions on ZF
(ZF changes depending on its value immediately before execution of the bit operation instruction.)
(iii) Increment, decrement, arithmetic, logic and compare instructions on PSW or PSWH
(The contents of PSW or PSWH immediately after instruction execution are undefined.)

If an interrupt occurs, PSW is automatically saved during interrupt processing and automatically restored by execution of a RTI instruction.

PSW is assigned to the SFR area.  At reset (due to a $\overline{\text{RES}}$ input, BRK instruction execution, watchdog timer overflow, or opcode trap), the contents of PSW become 0000H.

Each bit in the PSW is described below.

Bit 15: Carry flag (CY)
The carry flag is set to "1" if:

- carry from bit 7 occurs in a byte operation,
- borrow to bit 7 occurs in a byte operation,
- carry from bit 15 occurs in a word operation, or
- borrow to bit 15 occurs in a word operation

as the result of executing an arithmetic or comparison instruction.  Otherwise it is reset to "0".  The carry flag can be set or reset directly by instructions and can be used to transmit or receive data for bits specified by registers.  In addition, the carry flag can be tested by conditional branch instructions.

Bit 14: Zero flag (ZF)
The zero flag is set to "1" when:
- the result of an arithmetic instruction is zero,
- an instruction to load the ACC is executed and the load contents are zero, or
- a bit operation instruction is executed and the target bit is zero.
 Otherwise, it is reset to "0". The zero flag can be tested by conditional branch instructions.

**2**

Bit 13: Half carry flag (HC)
  The half carry flag is set to "1" if a carry or borrow from bit 3 occurs as a result of executing
  an arithmetic or comparison instruction (either a byte and word instruction).  Otherwise,
  it is reset to "0".

Bit 12: Data descriptor (DD)
  This flag indicates the attributes of data stored in ACC.
  • When DD is "1", the 16 bits of data in ACC are determined to be valid.
  • When DD is "0", the lower 8 bits of data in ACC are determined to be valid.

Instructions that reference DD when performing arithmetic or data transfer instructions with
ACC are executed as follows.
  • When DD is "1", the arithmetic or transfer operation is performed in word units.
  • When DD is "0", the arithmetic or transfer operation is performed in byte units.

DD is set to "1" or reset to "0" when a data transfer instruction to ACC is executed and when
dedicated set and reset instructions are executed.
  • DD is set to "1" when executing a word-type load instruction to ACC and when executing
    a SDD instruction.
  • DD is reset to "0" when executing a byte-type load instruction to ACC and when
    executing a RDD instruction.

If DD is modified (set or reset) while executing a load instruction to ACC or a dedicated set
or reset instruction, and if the next instruction references DD, the modified DD will be
referenced.

Since DD is assigned to PSW, DD can be overwritten by instructions other than those
mentioned above.  <u>In this case, if the next instruction references DD, it will reference the
state of DD prior to modification.  If DD is to be used in this manner, insert a NOP instruction
after the instruction that directly modifies the state of DD.</u>

Bit 11: Sign flag (S)
  The sign flag is set to "1" if the MSB of the result of executing an arithmetic or logic
  instruction is "1".  If the MSB of the result is "0", the sign flag is reset to "0".

Bit 10: User flag 2 (F2)
Bit 6: User flag 1 (F1)
Bit 3: User flag 0 (F0)
  These flags can be set to "1" or reset to "0" by instructions.

Bit 9: Overflow flag (OV)
  The overflow flag is set to "1" if the result of executing an arithmetic instruction exceeds
  a range expressed in 2's compliment format (–128 to +127 for byte operations and –
  32,768 to +32,767 for word operations).   Otherwise the overflow flag is reset to "0".

Bit 8: Master interrupt enable flag (MIE)
  The master interrupt enable flag enables ("1") or disables ("0") all maskable interrupts.

  During a maskable interrupt transfer cycle, after this flag is saved onto the system stack as part of PSW, it is reset to "0", and then restored by execution of a RTI instruction. If MIE is set to "1", the generation of all maskable interrupts is enabled from the next instruction. If reset to "0", the generation of all maskable interrupts is disabled from the next instruction.

Bit 7: Product-sum function bank flag (MAB)
  The ML66517 family does not have the product-sam function. This can be utilized as a user flag.

Bit 5: Bank common base 1 (BCB1)
Bit 4: Bank common base 0 (BCB0)

  Since the data memory space of the ML66517 family is configured with only segment 0, there is no need to specify the common area, but the bits can be used as a user flag.

Bit 2: System control base 2 (SCB2)
Bit 1: System control base 1 (SCB1)
Bit 0: System control base 0 (SCB0)
  These flags specify the pointing register (PR) set assigned to the fixed page area.

| S C B | | | SCB pointing register set |
|---|---|---|---|
| 2 | 1 | 0 | |
| 0 | 0 | 0 | PR0(0200H to 0207H) |
| 0 | 0 | 1 | PR1(0208H to 020FH) |
| 0 | 1 | 0 | PR2(0210H to 0217H) |
| 0 | 1 | 1 | PR3(0218H to 021FH) |
| 1 | 0 | 0 | PR4(0220H to 0227H) |
| 1 | 0 | 1 | PR5(0228H to 022FH) |
| 1 | 1 | 0 | PR6(0230H to 0237H) |
| 1 | 1 | 1 | PR7(0238H to 023FH) |

**(2)  Program counter (PC)**
  The PC is a 16-bit counter that stores the next address to be executed in the program segment. The PC is normally incremented according to the number of bytes in the instruction to be executed. If a branch instruction or an instruction that requires a branch is executed, the PC is loaded with immediate data, register contents, etc. The CSR value does not change even if the PC is incremented so that it overflows.

  At reset (due to a $\overline{\text{RES}}$ input, BRK instruction execution, watchdog timer overflow, or opcode trap), or when an interrupt is generated, a value from the vector table is loaded into the PC.

**2**

**(3)    Local register base (LRB)**

LRB is a 16-bit register.  The lower 8 bits (LRBL) specify the 2KB data memory space from 0200H to 09FFH in 8-byte units (local register addressing). The upper 8 bits (LRBH) specify the 64KB data memory space in 256-byte units (current page addressing).  SB, RB, JBR and JBS instructions whose object is sba.bit can be used in the 64-byte area of the current page from xxC0H to xxFFH.

Both LRBL (02H) and LRBH (03H) are assigned to the SFR area.  At reset (due to a $\overline{\text{RES}}$ input, BRK instruction execution, watchdog timer overflow, or opcode trap), their value is undefined.

Address: 0003 [H]                    Address: 0002 [H]
R/W access: R/W                    R/W access: R/W

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

LRB

At reset ←————————————————— Undefined —————————————————→

←——————————— LRBH ———————————→ ←——————————— LRBL ———————————→

←——————————————————————— LRB ———————————————————————→

**Figure 2-9  LRB Configuration**

- The 8 bits of LRBL specify the 2KB data memory space from 0200H to 09FFH in 8-byte units.

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | × | × | × |

←——————————— LRBL ———————————→

The 8 bits of LRBL specify the 2KB data
memory space from 0200H to 09FFH in 8-byte
units. (Value × is included in the instruction code.)

• The 8 bits of LRBH specify 64KB of data memory space in 256-byte units.

```
 7   6   5   4   3   2   1   0
┌───┬───┬───┬───┬───┬───┬───┬───┐  ┌───┬───┬───┬───┬───┬───┬───┬───┐
│   │   │   │   │   │   │   │   │  │ × │ × │ × │ × │ × │ × │ × │ × │
└───┴───┴───┴───┴───┴───┴───┴───┘  └───┴───┴───┴───┴───┴───┴───┴───┘
│←──────────────────────────────→│
              LRBH
│←─────────────────────────────────────────────────────────────────→│
```

The 8 bits of LRBH specify the 64KB data memory space
from 0000H to 0FFFFH in 256-byte units.
(Value × is included in the instruction code.)


**(4)    System stack pointer (SSP)**

SSP is a 16-bit register that indicates the stack address at which to save or restore the PC, registers, etc. while processing interrupts or executing call, push, return, or pop instructions. SSP is automatically incremented or decremented depending upon the process to be executed.

Since save and restore operations at the address indicated by the SSP are performed in word units, the least significant bit (LSB) of the SSP is addressed as "0". The SFR area and the Expanded SFR area can not be used as a stack area.

SSP (00H) is assigned to the SFR area.  At reset (due to a $\overline{\text{RES}}$ input, BRK instruction execution, watchdog timer overflow, or opcode trap), the contents of SSP become 0FFFFH.

### 2.3.3 Pointing Register (PR)

The PR has 8 sets of registers.  One set consists of the following four 16-bit registers.

- Index register 1 (X1)
- Index register 2 (X2)
- Data pointer (DP)
- User stack pointer (USP)

PR is assigned to the internal RAM space from 0200H to 023FH.  One of the eight register sets is selected by SCB0 to SCB2 of PSWL.

If the PR function is not used, this area can be used as normal internal RAM.

For all X1, X2, DP and USP, even addresses are the lower 8 bits and the following odd addresses are the upper 8 bits.

```
01FFH |  Reserved area  |
0200H |       X1        |  ┐
      |       X2        |  │
      |       DP        |  ├ SCB = 0  ┐
      |      USP        |  ┘          │
0208H |       X1        |  ┐          │
      |       X2        |  │          │
      |       DP        |  ├ SCB = 1  ├ Pointing register sets
      |      USP        |  ┘          │
0210H |       X1        |             │
      |                 |             │
      |      USP        |             │
0238H |       X1        |  ┐          │
      |       X2        |  │          │
      |       DP        |  ├ SCB = 7  ┘
      |      USP        |  ┘
0240H |                 |
```

### 2.3.4 Local Registers (R0 to R7, ER0 to ER3)

The local register Rn (n = 0 to 7) is an 8-bit register and the expanded local register ERm (m = 0 to 3) is a 16-bit register.  The 2KB area in data memory space from 0200H to 09FFH is specified in 8-byte units by the lower 8 bits of local register base (LRBL).  Rn accesses 1 byte of the specified 8 bytes according to the 3 bits of data included in the local register instruction.  (ERm accesses 2 bytes according to the 2 bits of data included in the local register instruction.)

### 2.3.5 Segment Registers

There are two 8-bit segment registers: the code segment register (CSR) and, the table segment register (TSR).  These registers select segments in the program memory space.

The segment registers are included only in the ML66517/ML66Q517 and not included in the ML66Q515/ML66514.

However, since the program memory space has only segments 0 and 1, only bit 0 is valid. Bits 1 to 7 are fixed to "0".

**(1)   Code segment register (CSR)**

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| CSR | "0" | "0" | "0" | "0" | "0" | "0" | "0" | |
| At reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

CSR specifies the segment in program memory space to which the program code currently being executed belongs.  CSR exists as an independent 8-bit register and is not assigned to the SFR area.  The CSR contents can be overwritten by FJ, FCAL, VCAL, FRT and RTI instructions and interrupts.  No other methods can be used to overwrite the contents of CSR. For FJ and FCAL instructions, use branch destination addresses that are within segments 0 and 1.

Each segment is assigned an internal segment offset address of 0 to 0FFFFH.  The address calculation to determine the addressed target is performed with a 16-bit offset address and any resulting overflow or underflow is ignored so that CSR does not change.  Similarly, overflow of the PC never updates the CSR.  Therefore, without the use of the CSR overwrite method described above, program execution does not advance beyond the code segment boundary.  The CSR value at reset is 00H.

When an interrupt occurs after program memory space has been expanded to 128KB, both the current CSR value and the PC are automatically saved on the stack.  Executing a RTI instruction restores the saved value to CSR.  (Refer to Section 2.2.1, "Memory Space Expansion".)

**(2)   Table segment register (TSR)**

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---|---|---|---|---|---|---|---|---|---|
| TSR | "0" | "0" | "0" | "0" | "0" | "0" | "0" | | Address: 0008 [H]  R/W access: R/W |
| At reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |

"0" indicates that a value of "0" must be written.
If read, a value of "0" will be obtained.

TSR specifies the segment in program memory to which the table data belongs.  TSR is an 8-bit register and is assigned to the SFR area.  The contents of TSR can be overwritten by instructions that use SFR addressing.  Data in the table segment can be accessed by using ROM reference instructions (LC, LCB, CMPC and CMPCB).  If the ROM window function is used, RAM addressing can be utilized for this table segment.  Only bit 1 of TSR is valid. If read, a value of "0" will be obtained for bits 1 to 7.  If writing to TSR, "0" must be written to bits 1 to 7.

Each segment is assigned an internal segment offset address of 0 to 0FFFFH. The address calculation to determine the addressed target is performed with a 16-bit offset address and any resulting overflow or underflow is ignored, so TSR does not change. The TSR value at reset is 00H.

## 2.4  Addressing Modes

The ML66517 family has two independent memory spaces, the data memory space and the program memory space. Addressing can be roughly classified into two modes, corresponding to each memory space.

The data memory space is referred to as "RAM space", since it normally consists of random access memory (RAM). The addressing for this space is referred to as "RAM addressing".

The program memory space is referred to as "ROM space", since it normally consists of read-only memory (ROM). The addressing for this space is referred to as "ROM addressing".

ROM addressing is classified as immediate addressing contained in instruction codes, table data addressing for data (normally read-only data) in a ROM space table, and program code addressing for programs in the ROM space.

ROM window addressing is a unique method of addressing. It involves accessing table data in the ROM space using the above RAM addressing methods. Data in a table segment is read through a data segment window specified and opened by the program.

## 2.4.1 RAM Addressing

This addressing mode specifies addresses for program variables in the RAM space.

Available addressing formats include: register addressing, page addressing, direct addressing, pointing register indirect addressing and special bit area addressing.

**(1)    Register addressing**
    A.   Accumulator addressing            A
    B.   Control register addressing       PSW, LRB, SSP
    C.   Pointing register addressing      X1, X2, DP, USP
    D.   Local register addressing         ERn, Rn

**2**

    A.   Accumulator addressing

In the case of a word-format instruction, the contents of the accumulator (A) will be accessed.  In the case of byte and bit-format instructions, the lower byte of the accumulator (AL) will be accessed.

[Word format]
   L         <u>A</u>, #1234H
   ST       <u>A</u>, VAR

[Byte format]
   LB       <u>A</u>, #12H
   STB     <u>A</u>, VAR

[Bit format]
   MB      C, <u>A</u>.3
   JBS     <u>A</u>.3, LABEL

    B.   Control register addressing

The contents of the registers will be accessed.

   SSP:      System Stack Pointer
   LRB:      Local Register Base
   PSW:     Program Status Word
   PSWH:    Program Status Word High Byte
   PSWL:    Program Status Word Low Byte
   C:         Carry Flag

[Word format]
   FILL     <u>SSP</u>
   MOV     <u>LRB</u>, #401H
   CLR      <u>PSW</u>

[Byte format]
   CLRB    <u>PSWH</u>
   INCB    <u>PSWL</u>

[Bit format]
   MB      <u>C</u>, BITVAR

C.   Pointing register addressing

Contents of the pointing register are accessed.
There are 8 sets of pointing registers (PR0 to PR7: every 8 bytes from 200H to 23FH in data memory).  The set addressed by this mode is specified by the value of the system control base (SCB) field in PSW.

| | |
|---|---|
| X1: | Index Register 1 |
| X2: | Index Register 2 |
| DP: | Data Pointer |
| | The low byte of the data pointer is used only for a "JRNZ DP radr" instruction (to maintain compatibility among nX-8/100 to nX-8/400 CPU cores). |
| USP: | User Stack Pointer |
| X1L: | Index Register 1 Low Byte |
| X2L: | Index Register 2 Low Byte |
| DPL: | Data Pointer Low Byte |
| USPL: | User Stack Pointer Low Byte |

[Word format]
```
L       A, X1
ST      A, X2
MOV     DP, #2000H
CLR     USP
```

[Byte format]
```
DJNZ    X1L, LOOP
DJNZ    X2L, LOOP
DJNZ    DPL, LOOP
DJNZ    USPL, LOOP
JRNZ    DP, LOOP
```

D.   Local register addressing

The contents of the local register are accessed.

There are 256 sets of local registers (every 8 bytes from 200H to 9FFH in data memory). The set addressed by this mode is specified by the value of the low byte of the local register base (LRB).

ER0 to ER3: Expanded Local Registers
R0 to R7:    Local Registers

**2**

[Word format]

| | |
|---|---|
| L | A, <u>ER0</u> |
| MOV | <u>ER2</u>, ER1 |
| CLR | <u>ER3</u> |

[Byte format]

| | |
|---|---|
| LB | A, <u>R0</u> |
| ADDB | <u>R1</u>, A |
| CMPB | <u>R2</u>, #12H |
| INCB | <u>R3</u> |
| ROR | <u>R4</u> |
| MOVB | <u>R5</u>, <u>R6</u> |

[Bit format]

| | |
|---|---|
| SB | R0.0 |
| RB | R1.7 |
| JBRS | R7.3, LABEL |

**(2)  Page addressing**

| | | |
|---|---|---|
| A. | SFR page addressing | sfr Dadr |
| B. | FIXED page addressing | fix Dadr |
| C. | Current page addressing | off Dadr |

A.    SFR page addressing

One byte of the instruction code specifies an offset within a SFR page (data memory addresses 0 to 0FFH). Word-format, byte-format or bit-format data at the specified address is accessed.

The operand is described using a format that has a sfr addressing descriptor.  The sfr descriptor can be omitted, however in that case, the assembler will use SFR page addressing only when it recognizes an address within the SFR page area.

The SFR has address symbols for each type of device.  These symbols are normally used for addressing the SFR.

[Word format]

```
L    A, sfr P0
L    A,  P0
```

RAM

```
0000H

00xxH          } SFR page

00FFH
```

If an odd address is specified, word-format data is accessed starting at the following even address.  (→word boundary)  However, depending upon the SFR, there are some exceptions.

[Byte format]

```
LB       A, sfr P0
LB       A,  P0
```

RAM

```
0000H

00xxH          } SFR page

00FFH
```

[Bit format]

```
SB    sfr P0_3
SB    P0_3
```

RAM

```
0000H

00xxH          } SFR page

00FFH
```

B.  FIXED page addressing

One byte of the instruction code specifies an offset within a FIXED page (data memory addresses 200H to 2FFH).  Word-format, byte-format or bit-format data at the specified address is accessed.

The operand is described using a format that has a fix addressing descriptor.  The fix descriptor can be omitted, however in that case, the assembler will use FIXED page addressing only when it recognizes an address within the FIXED page area.

[Word format]

```
L    A, fix FIX_VAR
L    A, FIX_VAR
```



If an odd address is specified, word-format data is accessed starting at the following even address.

[Byte format]

```
LB       A, fix FIX_VAR
LB       A, FIX_VAR
```



[Bit format]

```
SB    fix FIX_VAR.3
SB    FIX_VAR.3
```



C.   Current page addressing

One byte of the instruction code specifies an offset within the current page (one of the 256 pages in data memory specified by the LRBH value).  Word-format, byte-format or bit-format data at the specified address is accessed.

The operand is described using a format that has an off addressing descriptor.  \ can be used instead of the off descriptor, however if bit-format data is accessed in the SBA area, operation will be slightly different.  (sbaoff Badr)

[Word format]

```
L    A, off VAR
L    A, \VAR
```

RAM

xx00H

xxxxH

} Current page

xxFFH

If an odd address is specified, word-format data is accessed starting at the following even address.

[Byte format]

```
LB   A, off VAR
LB   A, \VAR
```

RAM

xx00H

xxxxH

} Current page

xxFFH

[Bit format]

```
SB   off VAR.3
SB   \VAR.3
```

RAM

xx00H

xxxxH

} Current page

xxFFH

**(3)   Direct data addressing**

Two bytes of the instruction code specify an address of data memory (address 0 to 0FFFFH: 64KB).  Word-format, byte-format or bit-format data at the specified address is accessed.

The operand is described using a format that has a dir addressing descriptor.  The dir descriptor can be omitted, however in this case, if an address in a SFR page or FIXED page is specified, the assembler may interpret direct data addressing as SFR page addressing or FIXED page addressing.

[Word format]

```
L    A, dir VAR
L    A, VAR
```

RAM

0000H

xxxxH

FFFFH

64KB

**2**

If an odd address is specified, word-format data is accessed starting at the following even address.

[Byte format]

```
LB    A, dir VAR
LB    A, VAR
```

RAM

0000H

xxxxH

FFFFH

64KB

[Bit format]

```
SB    dir VAR.3
SB    VAR.3
```

RAM

0000H

xxxxH

FFFFH

64KB

**(4)   Pointing register indirect addressing**

|   |   |   |
|---|---|---|
| A. | DP/X1 indirect addressing | [DP], [X1] |
| B. | DP indirect addressing with post increment | [DP+] |
| C. | DP indirect addressing with post decrement | [DP-] |
| D. | DP/USP indirect addressing with 7-bit displacement | n7[DP], n7[USP] |
| E. | X1/X2 indirect addressing with 16-bit base | D16[X1], D16[X2] |
| F. | X1 indirect addressing with 8-bit register displacement | [X1+R0], [X1+A] |

A.    DP/X1 indirect addressing

The contents of the pointing register specify an address of data memory (address 0 to 0FFFFH: 64KB).  Word-format, byte-format or bit-format data at the specified address is accessed.

[DP]:        DP indirect addressing
[X1]:        X1 indirect addressing

[Word format]

L    A, [DP]
L    A, [X1]

If an odd address is specified, word-format data is accessed starting at the following even address.

[Byte format]

LB    A, [DP]
LB    A, [X1]

[Bit format]

SB    [DP].3
RB    [X1].3

B.    DP indirect addressing with post increment

The contents of the pointing register specify an address of data memory (address 0 to 0FFFFH: 64KB).  Word-format, byte-format or bit-format data at the specified address is accessed.

**2**

After accessing the target, the contents of the pointing register are incremented.  For word-format instructions, DP is incremented by two.  For byte and bit instructions, DP is incremented by one.

This addressing mode is used primarily to consecutively access an array of elements.

[DP+]:    DP indirect addressing with post increment

[Word format]



If an odd address is specified, word-format data is accessed starting at the following even address.

[Byte format]



[Bit format]

C.    DP indirect addressing with post decrement

The contents of the pointing register specify an address of data memory (addresses 0 to 0FFFFH: 64KB).  Word-format, byte-format or bit-format data at the specified address is accessed.

After accessing the target, the contents of the pointing register are decremented.  For word-format instructions, DP is decremented by two.  For byte and bit instructions, DP is decremented by one.

[DP-]:      DP indirect addressing with post decrement

[Word format]



If an odd address is specified, word-format data is accessed starting at the following even address.

[Byte format]



[Bit format]

D.    DP/USP indirect addressing with 7-bit displacement

7 bits in the instruction code (bit 6 to bit 0) are used as a signed displacement (bit 6 is the sign bit) from the pointing register contents (the base value) to specify an address of data memory (address 0 to 0FFFFH: 64KB).  The accessible range is –64 to +63 from the contents of the pointing register.  Word-format, byte-format or bit-format data at the specified address is accessed.

**2**

Numerical expression[DP]:        DP indirect addressing with 7-bit displacement
Numerical expression[USP]:      USP indirect addressing with 7-bit displacement
The numerical expression has a value in the range of –64 to +63.
DP and USP can be used as pointing registers.

[Word format]



If an odd address is specified, word-format data is accessed starting at the following even address.

[Byte format]



[Bit format]

E.    X1/X2 indirect addressing with 16-bit base

The contents of an index register (X1 or X2) are added to a base of two bytes in the instruction code (D16).  The value that is generated specifies an address of data memory (address 0 to 0FFFFH: 64KB).  The addition operation to generate the address is performed in word-format (16-bit) and since overflow is ignored, the generated value is in the range from 0 to 0FFFFH.  Word-format, byte-format or bit-format data at the specified address is accessed.

Address expression[X1]:    X1 indirect addressing with 16-bit base
Address expression[X2]:    X2 indirect addressing with 16-bit base
The address expression has a value in the range of 0 to 0FFFFH.  However, the assembler allows values in the range of –8000H to +0FFFFH.  This means that D16 can also be regarded as a displacement, instead of a base address.

[Word format]



If an odd address is specified, word-format data is accessed starting at the following even address.

[Byte format]



[Bit format]

**2**

F.    X1 indirect addressing with 8-bit register displacement

The contents of the low byte of the accumulator (AL) or local register 0 (R0) are added to the pointing register contents (the base value) to generate a value that specifies an address of data memory (address 0 to 0FFFFH: 64KB).  The addition operation to generate the address is performed in word-format (16-bit).  At this time, the 8-bit displacement obtained from the register is expanded unsigned.  Since overflow resulting from the addition is ignored, the generated value is in the range from 0 to 0FFFFH.  Word-format, byte-format or bit-format data at the specified address is accessed.

[X1+A]:        X1 indirect addressing with 8-bit register displacement (AL)
[X1+R0]:      X1 indirect addressing with 8-bit register displacement (R0)

[Word format]

L    A, [X1+A]
L    A, [X1+R0]

If an odd address is specified, word-format data is accessed starting at the following even address.

[Byte format]

LB    A, [X1+A]
LB    A, [X1+R0]

[Bit format]

SB    [X1+A].3
RB    [X1+R0].3

**(5)   Special bit area addressing**
A.   Fixed page SBA area addressing                          sbafix Badr
B.   Current page SBA area addressing                     sbaoff Badr


A.   Fixed page SBA area addressing

This addressing mode specifies a bit address in the 512-bit SBA area (2C0H.0 to 2FFH.7) located in a FIXED page.  Bit format data at the specified address is accessed.

This addressing mode can be written by the following 4 instructions: SB, RB, JBS and JBR.

[Bit format]

```
        SB    sbafix 2C0H.0
        RB    sbafix 1600H
        JBS   sbafix VAR,LABEL
        JBR   sbafix 2EFH.7


        SB    2C0H.0
        RB    1600H
        JBS   VAR,LABEL
        JBR   2EFH.3,LABEL
```

B.   Current page SBA area addressing

This addressing mode specifies a bit address in the 512-bit SBA area (xxC0H.0 to xxFFH.7) located in the current page.  Bit format data at the specified address is accessed.

This addressing mode can be written by the following 4 instructions: SB, RB, JBS and JBR.

**2**

[Bit format]

```
SB    sbaoff 4C0H.0
RB    sbaoff 2E80H
JBS   sbaoff VAR,LABEL
JBR   sbaoff 0FFFFH.3,LABEL


SB    2C0H.0
RB    2E80H
JBS   VAR,LABEL
JBR   0FFFFH.3,LABEL
```

## 2.4.2 ROM Addressing

This addressing mode specifies addressing for program variables in the ROM space.

Available addressing formats include: immediate addressing, table data addressing and program code addressing.

### (1)    Immediate addressing

This addressing mode specifies access for immediate data included in the instruction code. For word-format instructions, 2 bytes (N16) of the instruction code are accessed.  For byte-format instructions, 1 byte (N8) of the instruction code is accessed.

In the word-format, expressions have values in the range of 0 to 0FFFFH.  In the byte-format, expressions have values in the range of 0 to 0FFH.  The assembler allows a range of signed and unsigned expressions for immediate addressing.  The word-format range is from -8000H to +0FFFFH and the byte-format range is from -80H to +0FFH.

[Word format]
    L          A, #1234H
    MOV        X1, #WORD_ARRAY_BASE

[Byte format]
    LB         A, #12H
    MOV        X1, #BYTE_ARRAY_BASE

### (2)    Table data addressing

This addressing mode specifies access for 64KB in the table segment specified by TSR in ROM memory space.  This mode is used with the operands of LC, LCB, CMPC and CMPCB instructions.

A.    Direct table addressing                                          Tadr
B.    RAM addressing indirect table addressing              [**]
C.    RAM addressing indirect addressing with 16-bit base    T16[**]

A.    Direct table addressing

Two bytes of the instruction code specify an address (address 0 to 0FFFFH: 64KB) in the table segment specified by TSR.  Word-format or byte-format data at the specified address is accessed.

This addressing mode can be written by the following 4 instructions: LC, LCB, CMPC and CMPCB.

**2**

[Word format]
    LC        A, <u>VAR</u>
    CMPC    A, <u>VAR</u>

[Byte format]
    LCB      A, <u>VAR</u>
    CMPCB   A, <u>VAR</u>

B.   RAM addressing indirect table addressing

This indirect addressing mode uses the word-format data specified by RAM addressing as a pointer to the table segment specified by TSR.  Table memory can be accessed by placing a pointer to table memory in a register or in data memory.

This addressing mode can be written by the following 4 instructions: LC, LCB, CMPC and CMPCB.

[Word format]
    LC        A, <u>[A]</u>
    CMPC    A, <u>[1234[X1]]</u>

[Byte format]
    LCB      A, <u>[ER0]</u>
    CMPCB   A, <u>[VAR]</u>

C.   RAM addressing indirect addressing with 16-bit base

The contents of word-format data specified by RAM addressing are added to a base of two bytes of the instruction code (D16).  The value that is generated specifies an address in the table segment specified by TSR (address 0 to 0FFFFH: 64KB).  The addition operation to generate the address is performed in word-format (16-bit) and since overflow is ignored, the generated value is in the range from 0 to 0FFFFH.  Word-format or byte-format data at the specified address is accessed.

This addressing mode can be written by the following 4 instructions: LC, LCB, CMPC and CMPCB.

[Word format]
    LC        A, <u>2000H[A]</u>
    CMPC    A, <u>2000H[1234[X1]]</u>

[Byte format]
    LCB      A, <u>2000H[ER0]</u>
    CMPCB   A, <u>2000H[VAR]</u>

**(3)    Program code addressing**
This mode specifies access for the current program code in ROM space.

Program code addressing is used with operands for branch instructions.

A.  NEAR code addressing                               Cadr
B.  FAR code addressing                                Fadr
C.  Relative code addressing                           radr
D.  ACAL code addressing                               Cadr11
E.  VCAL code addressing                               Vadr
F.  RAM addressing indirect code addressing            [**]

A.  NEAR code addressing

Two bytes of the instruction code specify an address (address 0 to 0FFFFH: 64KB) in the current code segment.

This addressing mode can be written by two instructions, J and CAL.


[Usage example]
    J        3000H
    CAL      LABEL

B.  FAR code addressing

Three bytes of the instruction code specify an address (0:0 to 1:0FFFFH: 128KB) in the program memory space.

This addressing mode can be written by two instructions, FJ and FCAL.

[Usage example]
    FJ       1:3000H
    FCAL     FARLABEL

C.  Relative code addressing

The sign extended value of 8 bits or 7 bits of the instruction code is added to the base value of the current program counter (PC).  The generated value specifies an address in the current code segment (0 to 0FFFFH: 64KB).  The addition operation to generate the address is performed in word-format (16-bit) and since overflow is ignored, the generated value is in the range from 0 to 0FFFFH.  This addressing mode can be written by an SJ instruction, conditional branch instructions, etc.


[Usage example]
    SJ       LABEL
    DJNZ     R0, LABEL
    JC       LT, LABEL

D.  ACAL code addressing

11 bits of the instruction code specify the ACAL area (1000H to 17FFH: 2KB) in the current code segment.

This addressing mode can be written only by an ACAL instruction.

**2**

[Usage example]
```
ACAL      1000H
ACAL      ACALLABEL
```

E.  VCAL code addressing

4 bits of the instruction code specify the vector table address for a VCAL instruction (word-format data).  The vector table is located at even addresses in the range of 004AH to 0069H.

This addressing mode can be written only by a VCAL instruction.

[Usage example]
```
VCAL      4AH
VCAL      0:4AH
VCAL      VECTOR
```

F.  RAM addressing indirect code addressing

This indirect addressing mode uses the word-format data specified by RAM addressing as a pointer to the code segment.  Indirect jumps and calls can be performed by placing a pointer to code memory in a register or in data memory.

This addressing mode can be written by two instructions, J and CAL.

[Usage example]
```
J         [A]
CAL       [1234[X1]]
```

**(4)    ROM window addressing**
This addressing mode uses RAM addressing to access table data in the ROM space.  In this mode, data in the table segment specified by TSR is read through a data segment window specified and opened by the program.

The ROM window area allows addressing of the data memory, however, results cannot be guaranteed if an instruction that writes to the ROM window area is executed.

# CPU Control Functions

# 3.  CPU Control Functions

## 3.1  Overview

The ML66517 family has two CPU control functions, a standby function and a reset function.

The standby function consists of the two functions of HALT mode, and STOP mode. These functions can be used to reduce the amount of power consumed during operation. The STOP mode has a quick activating STOP mode in which the main clock continues oscillation.

The reset function is activated by the $\overline{\text{RES}}$ signal input, BRK (break) instruction execution, or execution of an invalid instruction (opcode trap). In addition, reset is also activated by overflow of the watchdog timer, so that the effect of program errors on the system can be minimized.

## 3.2  Standby Functions

The ML66517 family has two types of standby functions.

- HALT mode:  activated by software, clock supply to CPU is terminated
- STOP mode:  activated by software, clock supply to CPU and internal peripheral modules is terminated

Figure 3-1 shows a transition diagram of the CPU operating states. Table 3-1 lists a summary of the standby modes.

| HALT mode | HLT = 1 ← / Interrupt generated → | Mainclock (OSC) operation Initial state when RESET | STP = 1 → / ← Interrupt generated | STOP mode (Terminate main clock oscillation: OSCS = 1) (Operate main clock oscillation: OSCS = 0) |
|---|---|---|---|---|

(Note)
• The initial value of OSCS (bit 3 of SBYCON) is "1."

**Figure 3-1  Transition Diagram of CPU Operating States**

## Table 3-1  Standby Mode Summary

| Standby mode | | HALT mode | STOP mode *1 | |
|---|---|---|---|---|
| Set conditions | | Bit 1 (HLT) of SBYCON is set to "1" | Bit 2 (FLT) of SBYCON is set to "1" and bit 0 (STP) of SBYCON is set to "1" | Bit 2 (FLT) of SBYCON is reset to "0" and bit 0 (STP) of SBYCON is set to "1" |
| Release conditions | | Interrupt $\overline{\text{RES}}$ pin input WDT | Interrupt $\overline{\text{RES}}$ pin input | Interrupt $\overline{\text{RES}}$ pin input |
| Output pin states | P0 to P2 (primary function) | No change | High impedance | No change |
| | P0 to P2 (secondary function) | Pull-up | Pull-up | Pull-up |
| | P5 to P8, P10, P11, P15 to P17 | No change | High impedance | No change |
| | P3_0 (primary function) | No change | High impedance | No change |
| | P3_0 (secondary function) | Low level | High impedance | Low level |
| | P3_1 (primary function) | No change | High impedance | No change |
| | P3_1 (secondary function) | High level | High impedance | High level |
| | P3_2, P3_3 (primary function) | No change | High impedance | No change |
| | P3_2, P3_3 (secondary function) | Pull-up | High impedance | Pull-up |
| Operation of internal functions | Time base counter (TBC) | Operate | Terminate | |
| | Capture/compare timer | Operate | Terminate | |
| | 8/16-bit timers (including WDT) | Operate | Terminate | |
| | SIO1, SIO6 | Operate | Terminate | |
| | A/D converter | Operate | Terminate | |
| | PWM | Operate | Terminate | |
| | 3-phase PWM | Operate | Terminate | |

*1   The condition for setting the STOP mode is that the stop code acceptor (STPACP) has already been set to "1".

### 3.2.1 Standby Function Registers

Table 3-2 lists a summary of the SFRs for standby function control.

**Table 3-2  Summary of SFRs for Standby Function Control**

| Address [H] | Name | Symbol (byte) | Symbol (word) | R/W | 8/16 Operation | Initial value [H] | Reference page |
|---|---|---|---|---|---|---|---|
| 000E | Stop code acceptor | STPACP | — | W | 8 | "0" | 3-3 |
| 000F | Standby control register | SBYCON | — | R/W | 8 | 08 | 3-4 |

[Notes]

1. Addresses are not consecutive in some places.

2. For details, refer to Chapter 20, "Special Function Registers (SFRs)".

### 3.2.2 Description of Standby Function Registers

**(1)    Stop code acceptor (STPACP)**

The stop code acceptor (STPACP) is configured from 8 bits and is an acceptor used to set the STOP mode.

STPACP is set to "1" when the program writes n5H and nAH (n = 0 to F) consecutively.  After STPACP is set to "1", setting bit 0 (STP) of the standby control register (SBYCON) to "1" will change the mode to the STOP mode.  At the same time the mode changes to the STOP mode, STPACP is reset to "0".

STPACP is write-only.

At reset (due to a $\overline{\text{RES}}$ input, BRK instruction execution, watchdog timer overflow, or opcode trap), STPACP is reset to "0".

**(2)    Standby control register (SBYCON)**
The standby control register (SBYCON) is an 8-bit register that sets the standby mode and the CPU operating clock (CPUCLK).

The program can read from and write to SBYCON.

At reset (due to a $\overline{\text{RES}}$ input, BRK instruction execution, watchdog timer overflow, or opcode trap), SBYCON is 08H.

Figure 3-2 shows the configuration of SBYCON.

[Description of each bit]
- STP (bit 0)
  Setting the stop code acceptor (STPACP) to "1", and then setting STP to "1" will change the mode to the STOP mode.  When an interrupt is generated or the $\overline{\text{RES}}$ input causes a reset, STP is reset to "0" and the STOP mode is released.

- HLT (bit 1)
  Setting HLT to "1" changes the mode to the HALT mode.  When an interrupt is generated, the $\overline{\text{RES}}$ input causes a reset, or overflow of the watchdog timer causes a reset, HLT is reset to "0" and the HALT mode is released.

- FLT (bit 2)
  Setting FLT to "1" will cause the output ports (all pins set to output mode) to go to a high impedance state when the STOP mode is entered.

  At the input ports, a circuit operates to prevent current flow between the power supply and GND, even if the inputs are left unconnected.  Therefore, it is not necessary to fix the input pin levels during the STOP mode.  However, if the following pins are used as inputs (regardless of whether they are primary or secondary functions), the circuit to prevent current flow will not operate.  Thus, to prevent undefined input states, use either pull-up or pull-down resistors (to fix the input levels) during the STOP mode.

  - P6_0 to P6_3              : External interrupt pins (EXINT0 to EXINT3)
    (P6_0, P6_1 (EXINT0, 1) for the ML66Q515/ML66514)

  Using the above pins as secondary function inputs, even if the STOP mode is entered with FLT set ("1"), the STOP mode can be released by an external interrupt input.  For details, refer to Section 3.2.4, "Operation of Each Standby Mode," (2) STOP Mode.

- OSCS (bit 3)
  During the STOP mode, OSCS specifies whether to terminate or continue oscillation of the main clock (OSCCLK).

- OST0, OST1 (bits 4 and 5)
  In the case when an interrupt causes the STOP mode to be released, OST0 and OST1 specify the oscillation stabilization time from the oscillation start of the main clock (OSCCLK) until clock supply to the CPU.  During the STOP mode, even if oscillation of the main clock (OSCCLK) is not terminated, the settings of these bits are valid.

[Note]
Do not set OST0 and OST1 to "1", in the case of changing to the operation mode in which oscillation of the main clock (OSCCLK) is terminated.
For the ML66Q517/ML66Q515 (Flash ROM version), set the oscillation stabilization time of 50 μs or more (tentative) when the STOP mode (only when oscillation of the main clock is terminated) is released.

When clock multiplier is used (multiplication by 2 or by 4) including the case of external clock, when releasing from the operation mode in which main clock (OSCCLK) oscillation is terminated, don't set OST0 and OST1 to "1".
When the ML66517 family is released from STOP mode, the oscillation stabilization time should be set considering the stabilization time of the oscillator circuit and the stabilization time (100μs, tentative) of the clock multiplier.

• CLK0, CLK1 (bits 6 and 7)
CLK0 and CLK1 specify the clock to be used as the CPU operating clock (CPUCLK). With consideration of the operating speed requirements of product applications, an appropriate speed for the internal CPU clock that runs the microcontroller is selected to reduce power consumption.

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---|---|---|---|---|---|---|---|---|---|
| SBYCON | CLK1 | CLK0 | OST1 | OST0 | OSCS | FLT | HLT | STP | Address: 000F [H] |
| at reset | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | R/W access: R/W |

| 0 | CPU operating state |
|---|---|
| 1 | STOP mode |

| 0 | CPU operating state |
|---|---|
| 1 | HALT mode |

| 0 | During STOP mode, output does not change |
|---|---|
| 1 | During STOP mode, high impedance output |

| 0 | Main clock (OSC) oscillation |
|---|---|
| 1 | Terminate main clock (OSC) oscillation |

| OST | | Main clock oscillation |
|---|---|---|
| 1 | 0 | stabilization time (No. of clocks) |
| 0 | 0 | 32768 |
| 0 | 1 | 16384 |
| 1 | 0 | 8192 |
| 1 | 1 | 0 |

| CLK | | CPU operating clock |
|---|---|---|
| 1 | 0 | (CPUCLK) |
| 0 | 0 | OSCCLK |
| 0 | 1 | 1/2 OSCCLK |
| 1 | * | 1/4 OSCCLK |

"*" indicates a "0" or "1"

**Figure 3-2  SBYCON Configuration**

### 3.2.3 Examples of Standby Function Register Settings

• **HALT mode setting**

(1)    Standby control register (SBYCON)
        Setting bit 1 (HLT) to "1" changes the mode to the HALT mode.

• **STOP mode setting**

(1)    Stop code acceptor (STPACP)
        Write n5H, nAH (n = 0 to F) consecutively.

(2)    Standby control register (SBYCON)
        If output ports are to be high impedance during the STOP mode, set bit 2 (FLT) to "1".  If
        oscillation of the main clock (OSCCLK) is not to be terminated during the STOP mode, reset
        bit 3 (OSCS) to "0".  To terminate oscillation of the main clock (OSCCLK), set bit 3 (OSCS)
        to "1" and specify with bits 4 and 5 (OST0 and OST1) the oscillation stabilization time after
        the main clock resumes.  Setting bit 0 (STP) to "1" changes the mode to the STOP mode.

### 3.2.4 Operation of Each Standby Mode

**(1)    HALT mode**

Setting bit 1 (HLT) of the standby control register (SBYCON) to "1" changes the mode to
the HALT mode.

In the HALT mode, the clock (CPUCLK) supply to the CPU is terminated, but the clock
(CPUCLK) is supplied to internal peripheral modules (TBC, WDT, general-purpose 8/16-
bit timers, serial ports, etc.) so their operation continues.  Because the CPU is halted,
instructions are not executed.  Instruction execution stops at the beginning of the next
instruction (following the instruction that set bit 1 (HLT) of SBYCON to "1").

HALT mode is released when any of the following occur: an interrupt request, reset by the
$\overline{RES}$ pin input, or reset by overflow of the watchdog timer.

When HALT mode is released due to an interrupt request, if the interrupt is non-maskable,
the HALT mode is released unconditionally, and the CPU processes the non-maskable
interrupt.  In the case of a maskable interrupt, the interrupt is released when both the
interrupt request flag (IRQ bit) and the interrupt enable flag (IE bit) have been set to "1".  After
the HALT mode is released, if the master interrupt enable flag (MIE in PSW) has been set
to "1", processing of the requested maskable interrupt is performed.  If the master interrupt
enable flag (MIE in PSW) has been reset to "0", the next instruction (following the instruction
that set the HALT mode (that set bit 1 (HLT) of SBYCON to "1") is executed.

If the HALT mode is released by reset due to the $\overline{RES}$ pin input or overflow of the watchdog
timer, the CPU will perform the reset processing.

**(2)  STOP mode**

Setting the stop code acceptor (STPACP) to "1" by consecutively writing n5H, nAH (where n = 0 to F) and then setting bit 0 (STP) of the standby control register (SBYCON) to "1" will change the mode to the STOP mode.

In the STOP mode, the CPU and internal peripheral modules (TBC, WDT, general-purpose 8/16-bit timers, serial ports, etc.) are halted.

Because the clock supply to the CPU is halted, instructions are not executed.  Instruction execution stops at the beginning of the next instruction (following the instruction that set bit 0 (STP) of SBYCON to "1").

The STOP mode is released when either an interrupt occurs or input to the $\overline{\text{RES}}$ pin causes a reset.

When the STOP mode is released due to an interrupt request, if the interrupt is non-maskable, the STOP mode is released unconditionally, and the CPU processes the non-maskable interrupt.

In the case of a maskable interrupt, the interrupt is released if the interrupt request flag (IRQ bit) and the interrupt enable flag (IE bit) have been set to "1".

During the STOP mode, the following factor generates maskable interrupt requests.

Interrupt caused by input of the valid edge to an external interrupt pin (EXINT0 to EXINT3) (by input to EXINT0, 1 for the ML66Q515/ML66514)

After the STOP mode is released, if the master interrupt enable flag (MIE in PSW) has been set to "1", processing of the requested maskable interrupt is performed.

If the master interrupt enable flag (MIE in PSW) has been reset to "0", the next instruction (following the instruction that set the STOP mode (that set bit 0 (STP) of SBYCON to "1") is executed.  However, if the STOP mode has been set during the processing of a non-maskable interrupt routine, the STOP mode can be released by an interrupt request.  After being released, the next instruction in the non-maskable interrupt routine (following the instruction that changed the mode to the STOP mode) will be executed.  If interrupt priority is set (bit 7 (MIPF) of EXI2CON set to "1") and the STOP mode is set during a high priority interrupt routine, a low priority interrupt request can release the STOP mode.  However, after release the low priority interrupt is suspended and the next instruction in the high priority interrupt routine will be executed.

If an interrupt request from the STOP mode (main clock oscillation terminated) causes the STOP mode to be released, operation will continue after waiting for the oscillation stabilization time of the main clock (OSCCLK) as set by SBYCON.  The STOP mode can also be entered while the main clock continues to oscillate (quick activating STOP mode).  In this case, when returning from the STOP mode, activation is possible without waiting for the oscillation stabilization time of the main clock.

Figure 3-3 shows the STOP mode timing diagram.

If the STOP mode is released by reset due to the $\overline{\text{RES}}$ pin input, the CPU will perform the reset processing.  If the $\overline{\text{RES}}$ pin input is to be used to release the STOP mode with main clock oscillation halted, apply a low level to the $\overline{\text{RES}}$ pin until the main clock oscillation stabilizes.  For the ML66Q517/ML66Q515 (Flash ROM version), apply a low level to the $\overline{\text{RES}}$ pin for 50 μs (tentative) or more.  If the clock multiplier (multiplication by 2 or by 4) is used, apply a low level to the $\overline{\text{RES}}$ pin until the oscillator circuit stabilizes and the clock multiplier stabilizes (100 μs, tentative).

* Oscillation stabilization time is the time until the main clock starts oscillating, plus the time of the number of clocks set by OST0 and OST1.

**Figure 3-3  STOP Mode Timing Diagram**
**(When released by an interrupt)**

## 3.3  Reset Function

The ML66517 family is reset by the following four factors.

- Low-level input to the $\overline{\text{RES}}$ input pin
- Execution of a break (BRK) instruction
- Overflow of the watchdog timer (WDT)
- Opcode trap (OPTRP) due to execution of invalid instruction

Resets caused to the above four factors are processed in the same way except that the address of the vector address to be loaded in the program counter is different.

Table 3-3 lists the vector addresses for each reset factor.

**Table 3-3  Vector Address for Each Reset Factor**

| Reset factor | Vector address [H] |
|---|---|
| Reset caused by low level input to the $\overline{\text{RES}}$ input pin | 0000 |
| Reset caused by execution of BRK instruction | 0002 |
| Reset caused by overflow of watchdog timer | 0004 |
| Reset caused by opcode trap | 0006 |

During the reset processing, arithmetic registers, control registers, mode registers, etc. are initialized, and the contents of the address pointed to by the vector address is loaded into the program counter.

For the initial values of different registers, refer to Chapter 20, "Special Function Registers (SFRs)".

Reset has priority over all other processing (interrupt processing and instruction execution). Since all processing is aborted, register and RAM contents at that time cannot be guaranteed.

**3**

[Note]
If the $\overline{\text{RES}}$ pin input is used to reset, apply a low level at the $\overline{\text{RES}}$ pin until the main clock oscillation stabilizes.

When the clock multiplier (by 2 or by 4) is used, apply a low level untill the oscillator curcuit stabilizes and the clock multiplier stabilizes (100μs, tentative).

The ML66Q517/ML66Q515 (Flash ROM version) is reset by the supply voltage sense reset function when the power supply voltage is dropped, in the same way that the ML66517 family is reset by low level input to the $\overline{\text{RES}}$ input pin. The supply voltage sense reset function is implemented when the supply voltage is 3.0 V (tentative) or less.
The reset function is not implemented during the STOP mode (only when oscillation for OSCCLK is halted).

Figure 3-4 shows an example of reset pin connection.  Table 3-4 lists that status of I/O ports during reset.

**Figure 3-4  Reset Pin Connection Example**

**Table 3-4  I/O Port Status During Reset**

| Name | Low level $\overline{EA}$ pin P3_0, P3_1 | High level $\overline{EA}$ pin P3_0, P3_1 | Other ports |
|---|---|---|---|
| Status | Pulled-up | High impedance | High impedance |

[Note]

If the $\overline{EA}$ pin is at a low level, after reset P0, P1, P2, P3_0, and P3_1 automatically change to secondary function output states (bus port function).

*Chapter 4*

4

# Memory Control Functions

# 4. Memory Control Functions

## 4.1 Overview

There are two independent memory spaces, the program memory space and the data memory space. The following two functions make the memory functions easier to use.

- ROM Window Function : This function enables various instructions that have been stored in the data memory space to also be used by the program in the program memory space.

- READY Function : If both memory spaces are to be used as external memory, this function allows the program to insert wait cycles into the external memory timing, according to the access times of the external memory.
And also this function allows the program to insert wait cycles needed according to the requirement for each application, during an SFR area access.

## 4.2 Memory Control Function Registers

Table 4-1 lists a summary of the SFRs for memory control functions.

**Table 4-1  Summary of SFRs for Memory Control Functions**

| Address [H] | Name | Symbol (byte) | Symbol (word) | R/W | 8/16 Operation | Initial value [H] | Reference page |
|---|---|---|---|---|---|---|---|
| 000B | ROM Window Register | ROMWIN | — | R/W | 8 | 30 | 4-2 |
| 000C | ROM Ready Control Register | ROMRDY | — | R/W | 8 | 8B | 4-4 |
| 000D | RAM Ready Control Register | RAMRDY | — | R/W | 8 | FF | 4-5 |

[Notes]

1. Addresses are not consecutive in some places.

2. For details, refer to Chapter 20, "Special Function Registers (SFRs)".

### 4.3   ROM Window Function

The ROM window function reads the contents of the program memory space specified by the ROM window register (ROMWIN), located in the SFR area, by using the same address in the data memory space as a window.

In other words, when the ROM window function is enabled and an instruction that accesses (reads) the data memory space is executed, instead of accessing (reading) data in the data memory space, <u>data will be accessed (read) at the same addresses in the segment that is specified by TSR in the program memory space.</u>  (TSR is included only in the ML66517/ML66Q517.)

Compared to the number of instruction cycles to be required to access normal data memory, accessing the ROM window once requires additional 3 cycles for a byte instruction and additional 6 cycles for a word instruction.

[Note]
   If the ROM window function is enabled and a write instruction is executed, that result will not be guaranteed.  However, in this case additional cycles will not be added.

• ROM Window Register (ROMWIN)
   The ROM window register (ROMWIN) is an 8-bit register.  The lower 4 bits indicate the start address of the ROM window and the upper 2 bits indicate the end address of the ROM window.  When 64KB of the program memory space is represented in hexadecimal number (HEX), each of above 4-bit registers specifies the upper 1 digit of 4 digits.  If the value of the lower 4 bits is all zeros, the ROM window function will not operate.

Figure 4-1 shows the configuration of ROMWIN.

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---|---|---|---|---|---|---|---|---|---|
| ROMWIN | | | — | — | | | | | Address: 000B [H]<br>R/W access: R/W |
| At reset | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | (W is only performed once after reset) |

These 4 bits specify the start address of the ROM window. (The upper 1 digit of 4 digits when the 64KB memory space is represented in hexadecimal format (HEX).)

These 2 bits specify the end address of the ROM window. (The upper 1 digit of 4 digits when the 64KB memory space is represented in hexadecimal format (HEX).)

"—" indicates a nonexistent bit.
When read, its value will be "1".

**Figure 4-1  ROMWIN Configuration**

If internal RAM is located in the data memory area specified as the ROM window, the data memory's internal RAM will have priority.

The data memory space specified as the ROM window area cannot be used as normal external data memory.

The ROM window start address is 1000H or above.  The end address can be selected among the four end addresses listed in Table 4-2.

**4**

**Table 4-2  End Address List**

| ROMWIN | | End address [H] |
|---|---|---|
| Bit 7 | Bit 6 | |
| 0 | 0 | 3FFF |
| 0 | 1 | 7FFF |
| 1 | 0 | BFFF |
| 1 | 1 | FFFF |

ROMWIN can be written to once after reset.  Additional writing attempts will be ignored. Therefore, after the ROM window function has been set it can only be modified after a reset. ROMWIN can be read as many times as desired.

[Notes]

1. The relative sizes of the start address "X" and the end address "Y" written to ROMWIN are not evaluated by the hardware.  Therefore, be sure that $X \le Y$ within the program.

## 4.4  READY Function

So that memory and general-purpose ICs with slow access speeds can be connected externally, wait cycles can be specified to be inserted during external memory accesses. There are two registers that specify the number of wait cycles, the ROM ready control register (ROMRDY) and the RAM ready control register (RAMRDY).

ROMRDY specifies wait cycles when the external ROM mode is used for the program memory space.

By setting the IRORDY flag to "1", the same wait cycles specified for external ROM are also set to internal ROM.

RAMRDY specifies wait cycles when the data memory space is extended externally. Memory can be divided into the two areas of address 0000H to 7FFFH and 8000H to FFFFH, and wait cycles can be specified for each area.

Table 4-3 lists the number of wait cycles that can be specified for RAMRDY and ROMRDY.

The number of wait cycles to be inserted during SFR area access can be specified in ROMRDY.
Wait cycles may need to be inserted during an SFR area access. The number of wait cycles is specified with the ROM ready control register (ROMRDY).  For more details on the number of wait cycles during an SFR area access, refer to the development tool manual for the ML66517 family.

### Table 4-3  Wait Cycles

| Control register | Number of wait cycles to be inserted |
|---|---|
| ROMRDY | 0 to 3 |
| RAMRDY | 0 to 7 |

### 4.4.1 ROM Ready Control Register (ROMRDY)

The ROM ready control register (ROMRDY) consists of six bits.  ROMRDY specifies the number of wait cycles during external program memory accesses with bits 0 and 1 (ORDY0 and ORDY1), specifies wait cycle insertion to internal ROM with bit 2 (IRORDY), and specifies the number of wait cycles during the SFR area access with bits 4 to 6 (SRDY0 to SRDY2).

ROMRDY can be read from and written to by the program.  However, write operations are invalid for bits 3 and 7.  When read, bits 3 and 7 are always "1".

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), ROMRDY becomes 8BH and the largest number of wait cycles are set during external program memory accesses.  Therefore, three wait cycles will be added and inserted when external program memory is accessed.

Figure 4-2 shows the configuration of ROMRDY.

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---|---|---|---|---|---|---|---|---|---|
| ROMRDY | — | SRDY2 | SRDY1 | SRDY0 | — | IRORDY | ORDY1 | ORDY0 | Address: 000C [H] |
| At reset | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | R/W access: R/W |

| ORDY | | Number of wait cycles to be added and inserted during an external program memory access |
|---|---|---|
| 1 | 0 | |
| 0 | 0 | 0 cycle |
| 0 | 1 | 1 cycle |
| 1 | 0 | 2 cycles |
| 1 | 1 | 3 cycles |

| IRORDY | Internal ROM READY |
|---|---|
| 0 | Not inserted |
| 1 | Inserted |

| SRDY | | | Wait cycle number during an SFR area access |
|---|---|---|---|
| 2 | 1 | 0 | |
| 0 | 0 | 0 | 0 cycle |
| 0 | 0 | 1 | 1 cycle |
| 0 | 1 | 0 | 2 cycles |
| 0 | 1 | 1 | 3 cycles |
| 1 | 0 | 0 | 4 cycles |
| 1 | 0 | 1 | 5 cycles |
| 1 | 1 | 0 | 6 cycles |
| 1 | 1 | 1 | 7 cycles |

"—" indicates a nonexistent bit.
When read, its value will be "1".

1 cycle is 1 CPUCLK.

**Figure 4-2  ROMRDY Configuration**

### 4.4.2 RAM Ready Control Register (RAMRDY)

The RAM ready control register (RAMRDY) consists of 6 bits.  Bits 0 to 2 (ARDY00 to ARDY02) of RAMRDY specify the number of wait cycles for the external RAM area from 0000H to 7FFFH.  Bits 4 to 6 (ARDY10 to ARDY12) specify the number of wait cycles for the external RAM area from 8000H to FFFFH.

RAMRDY can be read from and written to by the program.  However, write operations are invalid for bits 3 and 7.  When read, bits 3 and 7 are always "1".

When reset ($\overline{RES}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), RAMRDY becomes FFH and the largest number of wait cycles are set. Therefore, seven wait cycles will be added and inserted when external data memory is accessed.

Figure 4-3 shows the configuration of RAMRDY.

[Notes]
1.  In contrast to an internal data memory access, when external data memory is accessed, 2 or 3 cycles are automatically inserted for each 1 byte access. RAMRDY specifies the number of cycles to be inserted in addition to the 2 or 3 cycles that are inserted automatically inserted.

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| RAMRDY | — | ARDY12 | ARDY11 | ARDY10 | — | ARDY02 | ARDY01 | ARDY00 |
| At reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

Address: 000D [H]
R/W access: R/W

| ARDY0 | | | Number of wait cycles to be added and inserted when accessing external data memory 0000H to 7FFFH |
|---|---|---|---|
| 2 | 1 | 0 | |
| 0 | 0 | 0 | 0 cycle |
| 0 | 0 | 1 | 1 cycle |
| 0 | 1 | 0 | 2 cycles |
| 0 | 1 | 1 | 3 cycles |
| 1 | 0 | 0 | 4 cycles |
| 1 | 0 | 1 | 5 cycles |
| 1 | 1 | 0 | 6 cycles |
| 1 | 1 | 1 | 7 cycles |

| ARDY1 | | | Number of wait cycles to be added and inserted when accessing external data memory 8000H to FFFFH |
|---|---|---|---|
| 2 | 1 | 0 | |
| 0 | 0 | 0 | 0 cycle |
| 0 | 0 | 1 | 1 cycle |
| 0 | 1 | 0 | 2 cycles |
| 0 | 1 | 1 | 3 cycles |
| 1 | 0 | 0 | 4 cycles |
| 1 | 0 | 1 | 5 cycles |
| 1 | 1 | 0 | 6 cycles |
| 1 | 1 | 1 | 7 cycles |

"—" indicates a nonexistent bit.
When read, its value will be "1".

1 cycle is 1 CPUCLK.

**Figure 4-3  RAMRDY Configuration**

*Chapter 5*

5

# Port Functions

# 5.  Port Functions

## 5.1  Overview

The ML66517 family has I/O ports of P0 to P3, P5 to P8, P10, P11 and P15 to P17, and input-only port of P12.

Each individual bit of all the I/O ports can be specified as input or output.  All I/O ports have internal pull-up resistors that can be programmed for each individual bit.

If configured as inputs, the pins are high impedance inputs.  If configured as outputs, they are push-pull outputs.  In addition to the port function, some ports are assigned an internal function (secondary function).

Table 5-1 and Table 5-2 show Port Function Summaries of the ML66517/ML66Q517 and ML66Q515/ML66514, respectively.

**5**

### Table 5-1  Port Function Summary of ML66517/ML66Q517

| Port name | Pin | Type | Number | I/O | Secondary function |
|-----------|-----|------|--------|-----|--------------------|
| Port 0 | P0_0 to P0_7 | A | 8 | I/O | External memory access  address data bus AD0 to AD7 (I/O) |
| Port 1 | P1_0 to P1_7 | B | 8 | I/O | External memory access  A8 to A15 (output) |
| Port 2 | P2_0 | B | 1 | I/O | External memory access  A16 (output) |
| Port 3 | P3_0 | B | 1 | I/O | External memory access ALE (output) |
| | P3_1 | B | 1 | I/O | External program memory access $\overline{PSEN}$ (output) |
| | P3_2 | C | 1 | I/O | External data memory access  $\overline{RD}$ (output) |
| | P3_3 | C | 1 | I/O | External data memory access  $\overline{WR}$ (output) |
| Port 5 | P5_6 | D | 1 | I/O | Timer 0 timer output  TM0OUT (output) |
| | P5_7 | D | 1 | I/O | Timer 0 external event input  TM0EVT (input) |
| Port 6 | P6_0 to P6_3 | D | 4 | I/O | External interrupt  EXINT0 to EXINT3 (input) |
| | P6_4 | D | 1 | I/O | Timer 1 external event input TM1EVT (input) |
| | P6_5 | D | 1 | I/O | Timer 1 timer output TM1OUT (output) |
| | P6_6 | D | 1 | I/O | Timer 2 external event input TM2EVT (input) |
| | P6_7 | D | 1 | I/O | Timer 2 timer output TM2OUT (output) |
| Port 7 | P7_6, P7_7 | D | 2 | I/O | PWM output  PWM0OUT, PWM1OUT (output) |
| Port 8 | P8_0 | D | 1 | I/O | SIO1 receive data input  RXD1 (input) |
| | P8_1 | D | 1 | I/O | SIO1 transmit data output  TXD1 (output) |
| | P8_2 | D | 1 | I/O | SIO1 receive clock  RXC1 (I/O) |
| | P8_3 | D | 1 | I/O | SIO1 transmit clock  TXC1 (I/O) |
| | P8_6, P8_7 | D | 2 | I/O | PWM output  PWM2OUT, PWM3OUT (output) |
| Port 10 | P10_7 | D | 1 | I/O | Timer 5 external event input  TM5EVT (input) |
| Port 11 | P11_2 | D | 1 | I/O | Main clock pulse output  CLKOUT (output) |
| Port 12 | P12_0 to P12_7 | E | 8 | I | A/D converter analog input  AI0 to AI7 (input) |
| Port 15 | P15_0 | D | 1 | I/O | SIO6 receive data input RXD6 (input) |
| | P15_1 | D | 1 | I/O | SIO6 transmit data output TXD6 (output) |
| | P15_2 | D | 1 | I/O | SIO6 receive clock RXC6 (I/O) |
| | P15_3 | D | 1 | I/O | SIO6 transmit clock TXC6 (I/O) |
| Port 16 | P16_0 | D | 1 | I/O | 3-phase PWM output PWMU (output) |
| | P16_1 | D | 1 | I/O | 3-phase PWM output PWMUB (output) |
| | P16_2 | D | 1 | I/O | 3-phase PWM output PWMV (output) |
| | P16_3 | D | 1 | I/O | 3-phase PWM output PWMVB (output) |
| | P16_4 | D | 1 | I/O | 3-phase PWM output PWMW (output) |
| | P16_5 | D | 1 | I/O | 3-phase PWM output PWMWB (output) |
| | P16_6 | D | 1 | I/O | Abnormality detect input $\overline{INACT}$ (input) |
| Port 17 | P17_0, P17_1 | D | 2 | I/O | Capture input CAPF0, CAPF1 (input) |
| | P17_2, P17_3 | D | 2 | I/O | Capture input/compare output CPCMF0, CPCMF1 (I/O) |

## Table 5-2  Port Function Summary of ML66Q515/ML66514

| Port name | Pin | Type | Number | I/O | Secondary function |
|---|---|---|---|---|---|
| Port 0 | P0_0 to P0_7 | A | 8 | I/O | External memory access  address data bus AD0 to AD7 (I/O) |
| Port 1 | P1_0 to P1_7 | B | 8 | I/O | External memory access  A8 to A15 (output) |
| Port 3 | P3_0 | B | 1 | I/O | External memory access ALE (output) |
| | P3_1 | B | 1 | I/O | External program memory access $\overline{\text{PSEN}}$ (output) |
| | P3_2 | C | 1 | I/O | External data memory access $\overline{\text{RD}}$ (output) |
| | P3_3 | C | 1 | I/O | External data memory access $\overline{\text{WR}}$ (output) |
| Port 5 | P5_6 | D | 1 | I/O | Timer 0 timer output  TM0OUT (output) |
| | P5_7 | D | 1 | I/O | Timer 0 external event input  TM0EVT (input) |
| Port 6 | P6_0, P6_1 | D | 2 | I/O | External interrupt  EXINT0, EXINT1 (input) |
| Port 7 | P7_6, P7_7 | D | 2 | I/O | PWM output  PWM0OUT, PWM1OUT (output) |
| Port 8 | P8_0 | D | 1 | I/O | SIO1 receive data input  RXD1 (input) |
| | P8_1 | D | 1 | I/O | SIO1 transmit data output  TXD1 (output) |
| | P8_2 | D | 1 | I/O | SIO1 receive clock  RXC1 (I/O) |
| | P8_3 | D | 1 | I/O | SIO1 transmit clock  TXC1 (I/O) |
| Port 11 | P11_2 | D | 1 | I/O | Main clock pulse output  CLKOUT (output) |
| Port 12 | P12_4 to P12_7 | E | 4 | I | A/D converter analog input  AI4 to AI7 (input) |
| Port 15 | P15_0 | D | 1 | I/O | SIO6 receive data input RXD6 (input) |
| | P15_1 | D | 1 | I/O | SIO6 transmit data output TXD6 (output) |
| | P15_2 | D | 1 | I/O | SIO6 receive clock RXC6 (I/O) |
| | P15_3 | D | 1 | I/O | SIO6 transmit clock TXC6 (I/O) |
| Port 16 | P16_0 | D | 1 | I/O | 3-phase PWM output PWMU (output) |
| | P16_1 | D | 1 | I/O | 3-phase PWM output PWMUB (output) |
| | P16_2 | D | 1 | I/O | 3-phase PWM output PWMV (output) |
| | P16_3 | D | 1 | I/O | 3-phase PWM output PWMVB (output) |
| | P16_4 | D | 1 | I/O | 3-phase PWM output PWMW (output) |
| | P16_5 | D | 1 | I/O | 3-phase PWM output PWMWB (output) |
| | P16_6 | D | 1 | I/O | Abnormality detect input $\overline{\text{INACT}}$ (input) |
| Port 17 | P17_0, P17_1 | D | 2 | I/O | Capture input CAPF0, CAPF1 (input) |
| | P17_2, P17_3 | D | 2 | I/O | Capture input/compare output CPCMF0, CPCMF1 (I/O) |

5

## 5.2  Hardware Configuration of Each Port

In the ML66517 family, corresponding to each function, there are five categories of ports (P0 to P3, P5 to P8, P10 to P12, and P15 to P17).

### 5.2.1 Type A (P0)

The type A port has a secondary function and functions as an I/O pin.  Depending on the state of the port mode registers (P0IOn) and the port secondary function control registers (P0SFn), the port configuration is switched between input, pulled-up input, output, and secondary function I/O (external memory data I/O and address output).

Because type A ports access external program memory as a secondary function, the port status is determined by the status of the $\overline{EA}$ pin (that specifies external memory access).

When reset (due to $\overline{RES}$ input, BRK instruction execution, watchdog timer overflow or an opcode trap), the pin status will be as follows:

| $\overline{EA}$ pin status | Port initial status |
|---|---|
| H | High impedance input port |
| L | Secondary function I/O port |

Figure 5-1 shows the type A configuration.



**Figure 5-1  Type A Configuration**

### 5.2.2 Type B (P1, P2, P3_0, P3_1)

The type B port has a secondary function and functions as an I/O pin. Depending on the state of the port mode registers (PmIOn) and the port secondary function control registers (PmSFn), the port configuration is switched between input, pulled-up input, output, and secondary function output (external memory access).

Because type B ports access external program memory as a secondary function, the port status is determined by the status of the $\overline{EA}$ pin (that specifies external memory access).

When reset (due to $\overline{RES}$ input, BRK instruction execution, watchdog timer overflow or an opcode trap), the pin status will be as follows:

| $\overline{EA}$ pin status | Port initial status |
|---|---|
| H | High impedance input port |
| L | Secondary function I/O port |

Figure 5-2 shows the type B configuration.



**Figure 5-2  Type B Configuration**

### 5.2.3 Type C (P3_2, P3_3)

The type C port has a secondary function.  Depending on the state of the port mode registers (P3IOn) and the port secondary function control registers (P3SFn), the port configuration is switched between input, pulled-up input, output, and secondary function output (external memory access).

When reset (due to $\overline{\text{RES}}$ input, BRK instruction execution, watchdog timer overflow or an opcode trap), the initial value of P3IOn and P3SFn is "0" and the port will be configured as a high impedance input port.

Figure 5-3 shows the type C configuration.



**Figure 5-3  Type C Configuration**

### 5.2.4 Type D (P5, P6, P7, P8, P10, P11, P15, P16, P17)

The type D port has a secondary function. Depending on the state of the port mode registers (PmIOn) and the port secondary function control registers (PmSFn), the port configuration is switched between input (primary/secondary function), pulled-up input (primary/secondary function), output, and secondary function output.

When reset (due to $\overline{\text{RES}}$ input, BRK instruction execution, watchdog timer overflow or an opcode trap), the initial value of PmIOn and PmSFn is "0" and the port will be configured as a high impedance input port.

Figure 5-4 shows the type D configuration.



m = 5, n = 6, 7

m = 6, n = 0 to 7

m = 7, n = 6, 7

m = 8, n = 0 to 3, 6, 7

m = 10, n = 7

m = 11, n = 2

m = 15, n = 0 to 3

m = 16, n = 0 to 6

m = 17, n = 0 to 3

**Figure 5-4  Type D Configuration**

## 5.2.5 Type E (P12)

The type E port has a secondary function input, but is an input-only port that is not assigned a port mode register (PnIO) and a port secondary function control register (PnSF).
P12 also functions as the analog input of the A/D converter.
Figure 5-5 shows the type E configuration.



**Figure 5-5  Type E Configuration**

### 5.3 Port Registers

There are three types of port control registers in the ML66517/ML66Q517.
- Port data registers (Pn: n = 0 to 3, 5 to 8, 10 to 12, 15 to 17)
- Port mode registers (PnIO: n = 0 to 3, 5 to 8, 10, 11, 15 to 17)
- Port secondary function control registers (PnSF: n = 0 to 3, 5 to 8, 10, 11, 15 to 17)

These registers are allocated as SFRs.

Table 5-3 lists a summary of the port control SFRs.

**Table 5-3 Port Control SFR Summary (1/2)**

| Address [H] | Name | | Symbol (byte) | Symbol (word) | R/W | 8/16 operation | Initial value [H] | Reference page |
|---|---|---|---|---|---|---|---|---|
| 0018 | Port 0 data register | | P0 | — | R/W | 8 | 00 | 5-13 |
| 0019 | Port 1 data register | | P1 | — | R/W | 8 | 00 | 5-15 |
| 001A | Port 2 data register | *1 | P2 | — | R/W | 8 | 00 | 5-17 |
| 001B | Port 3 data register | | P3 | — | R/W | 8 | 00 | 5-19 |
| 001D | Port 5 data register | | P5 | — | R/W | 8 | 00 | 5-21 |
| 001E | Port 6 data register | | P6 | — | R/W | 8 | 00 | 5-23 |
| 001F | Port 7 data register | | P7 | — | R/W | 8 | 00 | 5-25 |
| 00B0 | Port 16 data register | | P16 | — | R/W | 8 | 00 | 5-36 |
| 00B1 | Port 17 data register | | P17 | — | R/W | 8 | 00 | 5-38 |
| 00B8 | Port 8 data register | | P8 | — | R/W | 8 | 00 | 5-27 |
| 00BA | Port 10 data register | *1 | P10 | — | R/W | 8 | 00 | 5-29 |
| 00BB | Port 11 data register | | P11 | — | R/W | 8 | 00 | 5-31 |
| 00BC | Port 12 data register | | P12 | — | R | 8 | Undefined | 5-33 |
| 00BF | Port 15 data register | | P15 | — | R/W | 8 | 00 | 5-34 |
| 0020 | Port 0 mode register | | P0IO | — | R/W | 8 | 00/FF | 5-13 |
| 0021 | Port 1 mode register | | P1IO | — | R/W | 8 | 00/FF | 5-15 |
| 0022 | Port 2 mode register | *1 | P2IO | — | R/W | 8 | 00/01 | 5-17 |
| 0023 | Port 3 mode register | | P3IO | — | R/W | 8 | 00/03 | 5-19 |
| 0025 | Port 5 mode register | | P5IO | — | R/W | 8 | 00 | 5-21 |
| 0026 | Port 6 mode register | | P6IO | — | R/W | 8 | 00 | 5-23 |
| 0027 | Port 7 mode register | | P7IO | — | R/W | 8 | 00 | 5-25 |
| 00B2 | Port 16 mode register | | P16IO | — | R/W | 8 | 00 | 5-36 |
| 00B3 | Port 17 mode register | | P17IO | — | R/W | 8 | 00 | 5-38 |
| 00C0 | Port 8 mode register | | P8IO | — | R/W | 8 | 00 | 5-27 |
| 00C2 | Port 10 mode register | *1 | P10IO | — | R/W | 8 | 00 | 5-29 |
| 00C3 | Port 11 mode register | | P11IO | — | R/W | 8 | 00 | 5-31 |
| 00C5 | Port 15 mode register | | P15IO | — | R/W | 8 | 00 | 5-34 |

**5**

### Table 5-3  Port Control SFR Summary (2/2)

| Address [H] | Name | Symbol (byte) | Symbol (word) | R/W | 8/16 operation | Initial value [H] | Reference page |
|---|---|---|---|---|---|---|---|
| 0028 | Port 0 secondary function control register | P0SF | — | R/W | 8 | 00/FF | 5-13 |
| 0029 | Port 1 secondary function control register | P1SF | — | R/W | 8 | 00/FF | 5-15 |
| 002A | Port 2 secondary function control register          *1 | P2SF | — | R/W | 8 | 00/01 | 5-17 |
| 002B | Port 3 secondary function control register | P3SF | — | R/W | 8 | 00/03 | 5-19 |
| 002D | Port 5 secondary function control register | P5SF | — | R/W | 8 | 00 | 5-21 |
| 002E | Port 6 secondary function control register | P6SF | — | R/W | 8 | 00 | 5-23 |
| 002F | Port 7 secondary function control register | P7SF | — | R/W | 8 | 00 | 5-25 |
| 00B4 | Port 16 secondary function control register | P16SF | — | R/W | 8 | 00 | 5-36 |
| 00B5 | Port 17 secondary function control register | P17SF | — | R/W | 8 | 00 | 5-38 |
| 00C7 | Port 15 secondary function control register | P15SF | — | R/W | 8 | 00 | 5-34 |
| 00C8 | Port 8 secondary function control register | P8SF | — | R/W | 8 | 00 | 5-27 |
| 00CA | Port 10 secondary function control register          *1 | P10SF | — | R/W | 8 | 00 | 5-29 |
| 00CB | Port 11 secondary function control register | P11SF | — | R/W | 8 | 00 | 5-31 |

[Notes]

1.  Addresses are not consecutive in some places.

2.  Initial values may change depending upon the status of the $\overline{\text{EA}}$ pin (mode registers and secondary control registers for port 0 to port 3).  Listings are in the order of $\overline{\text{EA}}$ = high-level/low-level.

3.  For details, refer to Chapter 20, "Special Function Registers (SFRs)".

4.  The register marked with *1 is not included in the ML66Q515/ML66514.

### 5.3.1 Port Data Registers (Pn : n = 0 to 3, 5 to 8, 10 to 12, 15 to 17)

Port data registers (Pn : n = 0 to 3, 5 to 8, 10 to 12, 15 to 17) store the port output data.

Pn registers are allocated as SFRs and when reset (due to a $\overline{RES}$ input, BRK instruction execution, watchdog timer overflow, or opcode trap), their value becomes 00H.

If an instruction to read Pn is executed, for ports specified as inputs, the pin status ("0" or "1") will be read.  For ports specified as outputs, the Pn status ("0" or "1") will be read.  If an instruction to write to Pn is executed, regardless whether the port is input or output, data will be written to Pn.  Because P12 is an input-only port, only read instructions can be executed.  If a read instruction is executed, the pin status ("0" or "1") will be read.

[Notes]
1.  If a bit specified as input by the port mode register (PnIO) is read, the pin status will be read.  When writing data to a port data register (Pn), if read-modify-write instructions such as arithmetic, logical and bit manipulation instructions are used, the port data register (Pn) of the bit specified as an input will be overwritten.
2.  Pn (n = 2, 10) are not included in the ML66Q515/ML66514.

### 5.3.2 Port Mode Registers (PnIO : n = 0 to 3, 5 to 8, 10, 11, 15 to 17)

Port mode registers (PnIO : n = 0 to 3, 5 to 8, 10, 11, 15 to 17) specify whether I/O ports are inputs or outputs.

PnIO registers are allocated as SFRs and when reset (due to a $\overline{RES}$ input, BRK instruction execution, watchdog timer overflow, opcode trap), their value becomes 00H and all ports will be set to the input mode.  However, if the $\overline{EA}$ pin is at a low level, ports used to access external memory will automatically be set to the output mode.

Setting  each individual bit of PnIO to "0" configures the input mode and "1" configures the output mode.

[Notes]
PnIO (n = 2, 10) are not included in the ML66Q515/ML66514.

### 5.3.3 Port Secondary Function Control Registers (PnSF : n = 0 to 3, 5 to 8, 10, 11, 15 to 17)

Port secondary function control registers (PnSF : n = 0 to 3, 5 to 8, 10, 11, 15 to 17) specify the secondary function output for ports.

PnSF registers are allocated as SFRs and when reset (due to $\overline{\text{RES}}$ input, BRK instruction execution, watchdogtimer overflow, or opcode trap) their values become 00H and the primary function will be selected for all ports.  However, if the $\overline{\text{EA}}$ pin is at a low level, ports used to access external memory will automatically be configured as secondary function outputs.

When the port is in input mode, if PnSF is set to "1", the input will be pulled-up.  When the port is in output mode, if PnSF is set to "1", the secondary function output will be selected. The secondary function input does not depend upon PnSF, and can be read in the same manner as the primary function input with PnIO = 0.

Table 5-4 lists the port status due to the settings of the port mode register and the port secondary function control register.

**Table 5-4  Port Settings**

| PnIO | PnSF | Function |
|------|------|----------|
| 0 | 0 | Input (primary/secondary function) |
| 0 | 1 | Pulled-up input (primary/secondary function) |
| 1 | 0 | Output (primary function) |
| 1 | 1 | Output (secondary function) |

If a port that is not assigned a secondary function is set to secondary function output (PnIO = 1, PnSF = 1), "1" (pull-up level) will be output to that port.

Table 5-5 lists the values read when reading the port data register (Pn : n = 0 to 3, 5 to 8, 10, 11, 15 to 17) according to the settings of port mode register (PnIO) and port secondary control register (PnSF).

**Table 5-5  Port Data Register Read Data**

| PnIO | PnSF | Read data |
|------|------|-----------|
| 0 | * | Pin status |
| 1 | 0 | Pn (value of port data register) |
| 1 | 1 | Output secondary function data |

*: "0" or "1,"  n: 0 to 3, 5 to 8, 10, 11, 15 to 17

[Notes]
• PnSF (n = 2, 10) are not included in the ML66Q515/ML66514.

## 5.4 Port 0 (P0)

Port 0 is an 8-bit I/O port. Each individual bit can be specified as input or output by the port 0 mode register (P0IO). When output is specified (corresponding bits of P0IO = "1"), the value of the corresponding bits in the port 0 data register (P0) will be output from their appropriate pins.

In addition to its port function, P0 is assigned a secondary function (external memory data I/O and address output). If the secondary function is to be used, set the corresponding bits of the port 0 mode register (P0IO) and the port 0 secondary function control register (P0SF) to "1".

If the port is specified as an input (corresponding bits of P0IO = "0") and the port 0 secondary function control register (P0SF) is set to "1", the pin inputs corresponding to those bits will be pulled-up.

Figure 5-6 shows the configuration of the port 0 data register (P0), port 0 mode register (P0IO) and the port 0 secondary function control register (P0SF).



**Figure 5-6  P0, P0IO, P0SF Configuration**

Table 5-6 lists the data that is read, depending on the settings of P0IO and P0SF, when executing an instruction to read P0.

At reset (due to $\overline{\text{RES}}$ input, BRK instruction execution, watchdog timer overflow, or opcode trap), if the $\overline{\text{EA}}$ pin is at a high level, P0 will become a high impedance input port (P0IO = 00H, P0SF = 00H) and the contents of P0 will be 00H.  If the $\overline{\text{EA}}$ pin is at a low level, P0 will be set as a secondary function I/O port (P0IO = FFH, P0SF = FFH) and the contents of P0 will be 00H.

**Table 5-6  P0 Read Data**

|  | P0IO | P0SF | Read data |
|---|---|---|---|
| P0_0 | 0 | * | P0_0 pin state |
|  | 1 | * | Value of bit 0 of P0 (port data register) |
| P0_1 | 0 | * | P0_1 pin state |
|  | 1 | * | Value of bit 1 of P0 (port data register) |
| P0_2 | 0 | * | P0_2 pin state |
|  | 1 | * | Value of bit 2 of P0 (port data register) |
| P0_3 | 0 | * | P0_3 pin state |
|  | 1 | * | Value of bit 3 of P0 (port data register) |
| P0_4 | 0 | * | P0_4 pin state |
|  | 1 | * | Value of bit 4 of P0 (port data register) |
| P0_5 | 0 | * | P0_5 pin state |
|  | 1 | * | Value of bit 5 of P0 (port data register) |
| P0_6 | 0 | * | P0_6 pin state |
|  | 1 | * | Value of bit 6 of P0 (port data register) |
| P0_7 | 0 | * | P0_7 pin state |
|  | 1 | * | Value of bit 7 of P0 (port data register) |

"*" indicates "0" or "1"

[Note]
If arithmetic, SB, RB, XORB or other read-modify-write instructions are executed for P0, depending on the settings of P0IO and P0SF, values will be read as listed in Table 5-6. The modified values will be written to P0 (port 0 data register).

## 5.5  Port 1 (P1)

Port 1 is an 8-bit I/O port.  Each individual bit can be specified as input or output by the port 1 mode register (P1IO).  When output is specified (corresponding bits of P1IO = "1"), the value of the corresponding bits in the port 1 data register (P1) will be output from their appropriate pins.

In addition to its port function, P1 is assigned a secondary function (external memory address output).  If the secondary function is to be used, set the corresponding bits of the port 1 mode register (P1IO) and the port 1 secondary function control register (P1SF) to "1".

If the port is specified as an input (corresponding bits of P1IO = "0") and the port 1 secondary function control register (P1SF) is set to "1", the pin inputs corresponding to those bits will be pulled-up.

Figure 5-7 shows the configuration of the port 1 data register (P1), port 1 mode register (P1IO) and the port  1 secondary function control register (P1SF).

**5**

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---|---|---|---|---|---|---|---|---|---|
| P1 | P1_7 | P1_6 | P1_5 | P1_4 | P1_3 | P1_2 | P1_1 | P1_0 | Address: 0019 [H] |
| At reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | R/W access: R/W |

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---|---|---|---|---|---|---|---|---|---|
| P1IO | P1IO7 | P1IO6 | P1IO5 | P1IO4 | P1IO3 | P1IO2 | P1IO1 | P1IO0 | Address: 0021 [H] |
| At reset ($\overline{EA}$ = H/L) | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | R/W access: R/W |

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---|---|---|---|---|---|---|---|---|---|
| P1SF | XDM15 P1SF7 | XDM14 P1SF6 | XDM13 P1SF5 | XDM12 P1SF4 | XDM11 P1SF3 | XDM10 P1SF2 | XDM9 P1SF1 | XDM8 P1SF0 | Address: 0029 [H] |
| At reset ($\overline{EA}$ = H/L) | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | R/W access: R/W |

| | | 0 (Input setting) | | 1 (Output setting) | |
|---|---|---|---|---|---|
| 0 | Not pulled-up | P1_0 input | Primary function | P1_0 output |
| 1 | Pulled-up | | Secondary function | Address 8 output |
| 0 | Not pulled-up | P1_1 input | Primary function | P1_1 output |
| 1 | Pulled-up | | Secondary function | Address 9 output |
| 0 | Not pulled-up | P1_2 input | Primary function | P1_2 output |
| 1 | Pulled-up | | Secondary function | Address 10 output |
| 0 | Not pulled-up | P1_3 input | Primary function | P1_3 output |
| 1 | Pulled-up | | Secondary function | Address 11 output |
| 0 | Not pulled-up | P1_4 input | Primary function | P1_4 output |
| 1 | Pulled-up | | Secondary function | Address 12 output |
| 0 | Not pulled-up | P1_5 input | Primary function | P1_5 output |
| 1 | Pulled-up | | Secondary function | Address 13 output |
| 0 | Not pulled-up | P1_6 input | Primary function | P1_6 output |
| 1 | Pulled-up | | Secondary function | Address 14 output |
| 0 | Not pulled-up | P1_7 input | Primary function | P1_7 output |
| 1 | Pulled-up | | Secondary function | Address 15 output |

**Figure 5-7  P1, P1IO, P1SF Configuration**

Table 5-7 lists the data that is read, depending on the settings of P1IO and P1SF, when executing an instruction to read P1.

At reset (due to $\overline{\text{RES}}$ input, BRK instruction execution, watchdog timer overflow, or opcode trap), if the $\overline{\text{EA}}$ pin is at a high level, P1 will become a high impedance input port (P1IO = 00H, P1SF = 00H) and the contents of P1 will be 00H.  If the $\overline{\text{EA}}$ pin is at a low level, P1 will be set as a secondary function output port (P1IO = FFH, P1SF = FFH) and the contents of P1 will be 00H.

### Table 5-7  P1 Read Data

|  | P1IO | P1SF | Read data |
|---|---|---|---|
| P1_0 | 0 | * | P1_0 pin state |
|  | 1 | * | Value of bit 0 of P1 (port data register) |
| P1_1 | 0 | * | P1_1 pin state |
|  | 1 | * | Value of bit 1 of P1 (port data register) |
| P1_2 | 0 | * | P1_2 pin state |
|  | 1 | * | Value of bit 2 of P1 (port data register) |
| P1_3 | 0 | * | P1_3 pin state |
|  | 1 | * | Value of bit 3 of P1 (port data register) |
| P1_4 | 0 | * | P1_4 pin state |
|  | 1 | * | Value of bit 4 of P1 (port data register) |
| P1_5 | 0 | * | P1_5 pin state |
|  | 1 | * | Value of bit 5 of P1 (port data register) |
| P1_6 | 0 | * | P1_6 pin state |
|  | 1 | * | Value of bit 6 of P1 (port data register) |
| P1_7 | 0 | * | P1_7 pin state |
|  | 1 | * | Value of bit 7 of P1 (port data register) |

"*" indicates "0" or "1"

[Note]
If arithmetic, SB, RB, XORB or other read-modify-write instructions are executed for P1, depending on the settings of P1IO and P1SF, values will be read as listed in Table 5-7. The modified values will be written to P1 (port 1 data register).

## 5.6   Port 2 (P2)

Port 2 is a 1-bit I/O port.  Each individual bit can be specified as input or output by the port 2 mode register (P2IO).  When output is specified (corresponding bits of P2IO = "1"), the value of the corresponding bits in the port 2 data register (P2) will be output from their appropriate pins.

In addition to its port function, P2 is assigned a secondary function (external memory address output).  If the secondary function is to be used, set the corresponding bits of the port 2 mode register (P2IO) and the port 2 secondary function control register (P2SF) to "1".

If the port is specified as an input (corresponding bits of P2IO = "0") and the port 2 secondary function control register (P2SF) is set to "1", the pin inputs corresponding to those bits will be pulled-up.

Figure 5-8 shows the configuration of the port 2 data register (P2), port 2 mode register (P2IO) and the port  2 secondary function control register (P2SF).

[Note]
    Port 2 (P2) is not included in the ML66Q515/ML66514.



**Figure 5-8  P2, P2IO, P2SF Configuration**

Table 5-8 lists the data that is read, depending on the settings of P2IO and P2SF, when executing an instruction to read P2.

At reset (due to a $\overline{RES}$ input, BRK instruction execution, watchdog timer overflow, or opcode trap), if the $\overline{EA}$ pin is at a high level, P2 will become a high impedance input port (P2IO = 00H, P2SF = 00H) and the contents of P2 will be 00H.  If the $\overline{EA}$ pin is at a low level, P2 will be set as a secondary function output port (P2IO = 01H, P2SF = 01H) and the contents of P2 will be 00H.

### Table 5-8  P2 Read Data

|        | P2IO | P2SF | Read data |
|--------|------|------|-----------|
| P2_0   | 0    | *    | P2_0 pin state |
|        | 1    | *    | Value of bit 0 of P2 (port data register) |

"*" indicates "0" or "1"

[Note]
   If arithmetic, SB, RB, XORB or other read-modify-write instructions are executed for P2, depending on the settings of P2IO and P2SF, values will be read as listed in Table 5-8. The modified values will be written to P2 (port 2 data register).

## 5.7  Port 3 (P3)

Port 3 is a 4-bit I/O port. Each individual bit can be specified as input or output by the port 3 mode register (P3IO).  When output is specified (corresponding bits of P3IO = "1"), the value of the corresponding bits in the port 3 data register (P3) will be output from their appropriate pins.

In addition to its port function, P3 is assigned secondary functions (ALE, $\overline{\text{PSEN}}$, $\overline{\text{RD}}$, and $\overline{\text{WR}}$ outputs).  If a secondary function is to be used, set the corresponding bits of the port 3 mode register (P3IO) and the port 3 secondary function control register (P3SF) to "1".

If the port is specified as an input (corresponding bits of P3IO = "0") and the port 3 secondary function control register (P3SF) is set to "1", the pin inputs corresponding to those bits will be pulled-up.

Figure 5-9 shows the configuration of the port 3 data register (P3), port 3 mode register (P3IO) and the port 3 secondary function control register (P3SF).

**5**



| 0 (Input setting) | | 1 (Output setting) | |
|---|---|---|---|
| 0 | Not pulled-up | Primary function | P3_0 output |
| 1 | Pulled-up | Secondary function | ALE output |
| 0 | Not pulled-up | Primary function | P3_1 output |
| 1 | Pulled-up | Secondary function | $\overline{\text{PSEN}}$ output |
| 0 | Not pulled-up | Primary function | P3_2 output |
| 1 | Pulled-up | Secondary function | $\overline{\text{RD}}$ output |
| 0 | Not pulled-up | Primary function | P3_3 output |
| 1 | Pulled-up | Secondary function | $\overline{\text{WR}}$ output |

"—" indicates a bit that does not exist.  If read, the value will be "0."

**Figure 5-9  P3, P3IO, P3SF Configuration**

Table 5-9 lists the data that is read, depending on the settings of P3IO and P3SF, when executing an instruction to read P3.

At reset (due to a $\overline{\text{RES}}$ input, BRK instruction execution, watchdog timer overflow, or opcode trap), if the $\overline{\text{EA}}$ pin is at a high level, P3 will become a high impedance input port (P3IO = 00H, P3SF = 00H) and the contents of P3 will be 00H.  If the $\overline{\text{EA}}$ pin is at a low level, P3_0 and P3_1 will be set as a secondary function I/O port (P3IO = 03H, P3SF = 03H) and the contents of P3 will be 00H.

**Table 5-9  Read Data**

|      | P3IO | P3SF | Read data |
|------|------|------|-----------|
| P3_0 | 0 | * | P3_0 pin state |
|      | 1 | * | Value of bit 0 of P3 (port data register) |
| P3_1 | 0 | * | P3_1 pin state |
|      | 1 | * | Value of bit 1 of P3 (port data register) |
| P3_2 | 0 | * | P3_2 pin state |
|      | 1 | * | Value of bit 2 of P3 (port data register) |
| P3_3 | 0 | * | P3_3 pin state |
|      | 1 | * | Value of bit 3 of P3 (port data register) |

"*" indicates "0" or "1"

[Note]
If arithmetic, SB, RB, XORB or other read-modify-write instructions are executed for P3, depending on the settings of P3IO and P3SF, values will be read as listed in Table 5-9. The modified values will be written to P3 (port 3 data register).

## 5.8   Port 5 (P5)

Port 5 is a 2-bit I/O port.  Each individual bit can be specified as input or output by the port 5 mode register (P5IO).  When output is specified (corresponding bits of P5IO = "1"), the value of the corresponding bits in the port 5 data register (P5) will be output from their appropriate pins.

In addition to its port function, P5 is assigned secondary functions (such as timer 0 timer output).  If a secondary function output is to be used, set the corresponding bits of the port 5 mode register (P5IO) and the port 5 secondary function control register (P5SF) to "1".  If a secondary function input is to be used, reset the corresponding bits of the port 5 mode register (P5IO) to "0" to configure the input mode (same input as the primary function input).

If the port is specified as an input (corresponding bits of P5IO = "0") and the port 5 secondary function control register (P5SF) is set to "1", the pin inputs corresponding to those bits will be pulled-up.

If bit 7 of port 5 is set to secondary function output (P5IO7 = 1, P5SF7 = 1), the output will be fixed at "0", regardless of the value of the port 5 data register.

Figure 5-10 shows the configuration of the port 5 data register (P5), port 5 mode register (P5IO) and the port 5 secondary function control register (P5SF).



| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---|---|---|---|---|---|---|---|---|---|
| P5 | P5_7 | P5_6 | — | — | — | — | — | — | Address: 001D [H] R/W access: R/W |
| At reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---|---|---|---|---|---|---|---|---|---|
| P5IO | P5IO7 | P5IO6 | — | — | — | — | — | — | Address: 0025 [H] R/W access: R/W |
| At reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---|---|---|---|---|---|---|---|---|---|
| P5SF | P5SF7 | PTM0OUT P5SF6 | — | — | — | — | — | — | Address: 002D [H] R/W access: R/W |
| At reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |

| | | 0 (Input setting) | | 1 (Output setting) | |
|---|---|---|---|---|---|
| 0 | Not pulled-up | P5_6 input | Primary function | P5_6 output |
| 1 | Pulled-up | | Secondary function | Timer 0 output |
| 0 | Not pulled-up | P5_7 input, timer 0 | Primary function | P5_7 output |
| 1 | Pulled-up | External event input | Secondary function | 0 output* |

0 output*: "0" is output, regardless of the value of the port data register
"—" indicates a bit that does not exist.  If read, the value will be "0."

**Figure 5-10  P5, P5IO, P5SF Configuration**

Table 5-10 lists the data that is read, depending on the settings of P5IO and P5SF, when executing an instruction to read P5.

At reset (due to a $\overline{\text{RES}}$ input, BRK instruction execution, watchdog timer overflow, or opcode trap), P5 will become a high impedance input port (P5IO = 00H, P5SF = 00H) and the contents of P5 will be 00H.

**Table 5-10  P5 Read Data**

|  | P5IO | P5SF | Read data |
|---|---|---|---|
|  | 0 | * | P5_6 pin state |
| P5_6 | 1 | 0 | Value of bit 6 of P5 (port data register) |
|  | 1 | 1 | TM0OUT output data |
|  | 0 | * | P5_7/TM0EVT pin state |
| P5_7 | 1 | 0 | Value of bit 7 of P5 (port data register) |
|  | 1 | 1 | "0" |

"*" indicates "0" or "1"

[Note]
   If arithmetic, SB, RB, XORB or other read-modify-write instructions are executed for P5, depending on the settings of P5IO and P5SF, values will be read as listed in Table 5-10. The modified values will be written to P5 (port 5 data register).

## 5.9  Port 6 (P6)

Port 6 is an 8-bit I/O port.  Each individual bit can be specified as input or output by the port 6 mode register (P6IO).  When output is specified (corresponding bits of P6IO = "1"), the value of the corresponding bits in the port 6 data register (P6) will be output from their appropriate pins.

In addition to its port function, P6 is assigned secondary functions (such as external interrupt input).  If the secondary function output is to be used, set the corresponding bits of the port 6 mode register (P6I0) and the port 6 secondary function control register (P6SF) to "1".  If the secondary function input is to be used, reset the corresponding bits of the port 6 mode register (P6IO) to "0" to configure the input mode (same input as the primary function input).

If the port is set as an input (corresponding bits of P6IO = "0") and the port 6 secondary function control register (P6SF) is set to "1", the pin inputs corresponding to those bits will be pulled-up.

If bits 0 to 4 and bit 6 of port 6 are set as a secondary function output (P6IOn = 1, P6SFn = 1), the output will be fixed at "0", regardless of the value of the port 6 data register.

Figure 5-11 shows the configuration of the port 6 data register (P6), port 6 mode register (P6IO) and the port 6 secondary function control register (P6SF).

[Note]

 Bits 2 to 7 of the port 6 (P6) related registers are not included in the ML66Q515/ML66514. When read, the value will be "0".



0 output*: "0" is output, regardless of the value of the port data register

**Figure 5-11  P6, P6IO, P6SF Configuration**

Table 5-11 lists the data that is read, depending on the settings of P6IO and P6SF, when executing an instruction to read P6.

At reset (due to a $\overline{\text{RES}}$ input, BRK instruction execution, watchdog timer overflow, or opcode trap), P6 will become a high impedance input port (P6IO = 00H, P6SF = 00H) and the contents of P6 will be 00H.

### Table 5-11  P6 Read Data

|  | P6IO | P6SF | Read data |
|---|---|---|---|
| P6_0 | 0 | * | P6_0/EXINT0 pin state |
|  | 1 | 0 | Value of bit 0 of P6 (port data register) |
|  | 1 | 1 | "0" |
| P6_1 | 0 | * | P6_1/EXINT1 pin state |
|  | 1 | 0 | Value of bit 1 of P6 (port data register) |
|  | 1 | 1 | "0" |
| P6_2 | 0 | * | P6_2/EXINT2 pin state |
|  | 1 | 0 | Value of bit 2 of P6 (port data register) |
|  | 1 | 1 | "0" |
| P6_3 | 0 | * | P6_3/EXINT3 pin state |
|  | 1 | 0 | Value of bit 3 of P6 (port data register) |
|  | 1 | 1 | "0" |
| P6_4 | 0 | * | P6_4/TM1EVT pin state |
|  | 1 | 0 | Value of bit 4 of P6 (port data register) |
|  | 1 | 1 | "0" |
| P6_5 | 0 | * | P6_5 pin state |
|  | 1 | 0 | Value of bit 5 of P6 (port data register) |
|  | 1 | 1 | TM1OUT output data |
| P6_6 | 0 | * | P6_6/TM2EVT pin state |
|  | 1 | 0 | Value of bit 6 of P6 (port data register) |
|  | 1 | 1 | "0" |
| P6_7 | 0 | * | P6_7 pin state |
|  | 1 | 0 | Value of bit 7 of P6 (port data register) |
|  | 1 | 1 | TM2OUT output data |

"*" indicates "0" or "1"

[Note]
 If arithmetic, SB, RB, XORB or other read-modify-write instructions are executed for P6, depending on the settings of P6IO and P6SF, values will be read as listed in Table 5-11. The modified values will be written to P6 (port 6 data register).

## 5.10  Port 7 (P7)

Port 7 is a 2-bit I/O port. Each individual bit can be specified as input or output by the port 7 mode register (P7IO).  When output is specified (corresponding bits of P7IO = "1"), the value of the corresponding bits in the port 7 data register (P7) will be output from their appropriate pins.

In addition to its port function, P7 is assigned secondary functions (such as PWM0 output). If a secondary function output is to be used, set the corresponding bits of the port 7 mode register (P7IO) and the port 7 secondary function control register (P7SF) to "1".

If the port is set as an input (corresponding bits of P7IO = "0") and the port 7 secondary function control register (P7SF) is set to "1", the pin inputs corresponding to those bits will be pulled-up.

Figure 5-12 shows the configuration of the port 7 data register (P7), port 7 mode register (P7IO) and the port 7 secondary function control register (P7SF).



| | | | | 0 (Input setting) | | 1 (Output setting) | |
|---|---|---|---|---|---|---|---|
| | 0 | Not pulled-up | P7_6 input | Primary function | P7_6 output |
| | 1 | Pulled-up | | Secondary function | PWM0 output |
| | 0 | Not pulled-up | P7_7 input | Primary function | P7_7 output |
| | 1 | Pulled-up | | Secondary function | PWM1 output |

"—" indicates a bit that does not exist.  If read, the value will be "0."

**Figure 5-12  P7, P7IO, P7SF Configuration**

Table 5-12 lists the data that is read, depending on the settings of P7IO and P7SF, when executing an instruction to read P7.

At reset (due to a $\overline{\text{RES}}$ input, BRK instruction execution, watchdog timer overflow, or opcode trap), P7 will become a high impedance input port (P7IO = 00H, P7SF = 00H) and the contents of P7 will be 00H.

**Table 5-12  P7 Read Data**

|       | P7IO | P7SF | Read data |
|-------|------|------|-----------|
|       | 0    | *    | P7_6 pin state |
| P7_6  | 1    | 0    | Value of bit 6 of P7 (port data register) |
|       | 1    | 1    | PWM0OUT output data |
|       | 0    | *    | P7_7 pin state |
| P7_7  | 1    | 0    | Value of bit 7 of P7 (port data register) |
|       | 1    | 1    | PWM1OUT output data |

"*" indicates "0" or "1"

[Note]
   If arithmetic, SB, RB, XORB or other read-modify-write instructions are executed for P7, depending on the settings of P7IO and P7SF, values will be read as listed in Table 5-12. The modified values will be written to P7 (port 7 data register).

## 5.11 Port 8 (P8)

Port 8 is a 6-bit I/O port. Each individual bit can be specified as input or output by the port 8 mode register (P8IO). When output is specified (corresponding bits of P8IO = "1"), the value of the corresponding bits in the port 8 data register (P8) will be output from their appropriate pins.

In addition to its port function, P8 is assigned secondary functions (such as SIO1 receive data input). If a secondary function output is to be used, set the corresponding bits of the port 8 mode register (P8IO) and the port 8 secondary function control register (P8SF) to "1". If a secondary function input is to be used, reset corresponding bits of the port 8 mode register (P8IO) to "0" to configure the input mode (same input as the primary function input).

If the port is set as an input (corresponding bits of P8IO = "0") and the port 8 secondary function control register (P8SF) is set to "1", the pin inputs corresponding to those bits will be pulled-up.

If bit 0 of port 8 is set as a secondary function output (P8IO0 = 1, P8SF0 = 1), the output will be fixed at "0", regardless of the value of the port 8 data register.

Figure 5-13 shows the configuration of the port 8 data register (P8), port 8 mode register (P8IO) and the port 8 secondary function control register (P8SF).

[Note]
 Bits 6 and 7 of the port 8 (P8) related registers are not included in the ML66Q515/ML66514. When read, the value will be "0".

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---|---|---|---|---|---|---|---|---|---|
| P8 | P8_7 | P8_6 | — | — | P8_3 | P8_2 | P8_1 | P8_0 | Address: 00B8 [H] |
| At reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | R/W access: R/W |

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---|---|---|---|---|---|---|---|---|---|
| P8IO | P8IO7 | P8IO6 | — | — | P8IO3 | P8IO2 | P8IO1 | P8IO0 | Address: 00C0 [H] |
| At reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | R/W access: R/W |

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---|---|---|---|---|---|---|---|---|---|
| P8SF | PWM3OUT P8SF7 | PWM2OUT P8SF6 | — | — | TXC1 P8SF3 | RXC1 P8SF2 | TXD1 P8SF1 | P8SF0 | Address: 00C8 [H] |
| At reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | R/W access: R/W |

| | 0 (Input setting) | | 1 (Output setting) | |
|---|---|---|---|---|
| 0 | Not pulled-up | P8_0 input SIO1 receive data input | Primary function | P8_0 output |
| 1 | Pulled-up | | Secondary function | 0 output* |
| 0 | Not pulled-up | P8_1 input | Primary function | P8_1 output |
| 1 | Pulled-up | | Secondary function | SIO1 transmit data output |
| 0 | Not pulled-up | P8_2 input SIO1 receive clock input | Primary function | P8_2 output |
| 1 | Pulled-up | | Secondary function | SIO1 receive clock output |
| 0 | Not pulled-up | P8_3 input SIO1 transmit clock input | Primary function | P8_3 output |
| 1 | Pulled-up | | Secondary function | SIO1 transmit clock output |
| 0 | Not pulled-up | P8_6 input | Primary function | P8_6 output |
| 1 | Pulled-up | | Secondary function | PWM2 output |
| 0 | Not pulled-up | P8_7 input | Primary function | P8_7 output |
| 1 | Pulled-up | | Secondary function | PWM3 output |

0 output*: "0" is output, regardless of the value of the port data register
"—" indicates a bit that does not exist. If read, the value will be "0."

**Figure 5-13  P8, P8IO, P8SF Configuration**

Table 5-13 lists the data that is read, depending on the settings of P8IO and P8SF, when executing an instruction to read P8.

At reset (due to a $\overline{\text{RES}}$ input, BRK instruction execution, watchdog timer overflow, or opcode trap), P8 will become a high impedance input port (P8IO = 00H, P8SF = 00H) and the contents of P8 will be 00H.

### Table 5-13  P8 Read Data

|  | P8IO | P8SF | Read data |
|---|---|---|---|
| | 0 | * | P8_0/RXD1 pin state |
| P8_0 | 1 | 0 | Value of bit 0 of P8 (port data register) |
| | 1 | 1 | "0" |
| | 0 | * | P8_1 pin state |
| P8_1 | 1 | 0 | Value of bit 1 of P8 (port data register) |
| | 1 | 1 | TXD1 output data |
| | 0 | * | P8_2/RXC1 pin state |
| P8_2 | 1 | 0 | Value of bit 2 of P8 (port data register) |
| | 1 | 1 | RXC1 output data |
| | 0 | * | P8_3/TXC1 pin state |
| P8_3 | 1 | 0 | Value of bit 3 of P8 (port data register) |
| | 1 | 1 | TXC1 output data |
| | 0 | * | P8_6 pin state |
| P8_6 | 1 | 0 | Value of bit 6 of P8 (port data register) |
| | 1 | 1 | PWM2OUT output data |
| | 0 | * | P8_7 pin state |
| P8_7 | 1 | 0 | Value of bit 7 of P8 (port data register) |
| | 1 | 1 | PWM3OUT output data |

"*" indicates "0" or "1"

[Note]
    If arithmetic, SB, RB, XORB or other read-modify-write instructions are executed for P8, depending on the settings of P8IO and P8SF, values will be read as listed in Table 5-13. The modified values will be written to P8 (port 8 data register).

## 5.12 Port 10 (P10)

Port 10 is a 1-bit I/O port. This bit can be specified as input or output by the port 10 mode register (P10IO). When output is specified (corresponding bit of P10IO = "1"), the value of the corresponding bit in the port 10 data register (P10) will be output from the appropriate pin.

In addition to its port function, P10 is assigned secondary function (timer 5 external event input). If a secondary function input is to be used, reset the bit of the port 10 mode register (P10IO) to "0" to configure the input mode (same input as the primary function input).

If the port is set as an input (corresponding bit of P10IO = "0") and the port 10 secondary function control register (P10SF) is set to "1", the pin input corresponding to this bit will be pulled-up.

If bit 7 of port 10 is set as secondary function output (P10IO7 = 1, P10SF7 = 1), the output will be fixed at "0", regardless of the value of the port 10 data register.
Figure 5-14 shows the configuration of the port 10 data register (P10), port 10 mode register (P10IO) and the port 10 secondary function control register (P10SF).

[Note]
Port 10 (P10) is not included in the ML66Q515/ML66514.



**Figure 5-14  P10, P10IO, P10SF Configuration**

Table 5-14 lists the data that is read, depending on the settings of P10IO and P10SF, when executing an instruction to read P10.

At reset (due to a $\overline{\text{RES}}$ input, BRK instruction execution, watchdog timer overflow, or opcode trap), P10 will become a high impedance input port (P10IO = 00H, P10SF = 00H) and the contents of P10 will be 00H.

**Table 5-14  P10 Read Data**

|  | P10IO | P10SF | Read data |
|---|---|---|---|
|  | 0 | * | P10_7/TM5EVT pin state |
| P10_7 | 1 | 0 | Value of bit 7 of P10 (port data register) |
|  | 1 | 1 | "0" |

"*" indicates "0" or "1"

[Note]
If arithmetic, SB, RB, XORB or other read-modify-write instructions are executed for P10, depending on the settings of P10IO and P10SF, values will be read as listed in Table 5-14.  The modified values will be written to P10 (port 10 data register).

## 5.13 Port 11 (P11)

Port 11 is a 1-bit I/O port.  This bit can be specified as input or output by the port 11 mode register (P11IO).  When output is specified (corresponding bit of P11IO = "1"), the value of the corresponding bit in the port 11 data register (P11) will be output from the appropriate pin.

In addition to its port function, P11 is assigned a secondary function (main clock output). If a secondary function output is to be used, set the corresponding bits of the port 11 mode register (P11IO) and the port 11 secondary function control register (P11SF) to "1".

If the port is set as an input (corresponding bit of P11IO = "0") and the port 11 secondary function control register (P11SF) is set to "1", the pin input corresponding to this bit will be pulled-up.

Figure 5-15 shows the configuration of the port 11 data register (P11), port 11 mode register (P11IO) and the port 11 secondary function control register (P11SF).



**Figure 5-15  P11, P11IO, P11SF Configuration**

Table 5-15 lists the data that is read, depending on the settings of P11IO and P11SF, when executing an instruction to read P11.

At reset (due to a $\overline{\text{RES}}$ input, BRK instruction execution, watchdog timer overflow, or opcode trap), P11 will become a high impedance input port (P11IO = 00H, P11SF = 00H) and the contents of P11 will be 00H.

**Table 5-15  P11 Read Data**

|       | P11IO | P11SF | Read data |
|-------|-------|-------|-----------|
|       | 0 | * | P11_2 pin state |
| P11_2 | 1 | 0 | Value of bit 2 of P11 (port data register) |
|       | 1 | 1 | CLKOUT output data |

"*" indicates "0" or "1"

[Note]
   If arithmetic, SB, RB, XORB or other read-modify-write instructions are executed for P11, depending on the settings of P11IO and P11SF, values will be read as listed in Table 5-15.  The modified values will be written to P11 (port 11 data register).

## 5.14 Port 12 (P12)

Port 12 is an 8-bit input-only port.  Therefore, there is no mode register or secondary function control register.

The pin status can be read by the port 12 data register (P12).

In addition to its port function, a secondary function (analog input for A/D converter) is assigned to P12 (same input as the primary function input).

There are no pulled-up inputs at port 12.

Figure 5-16 shows the configuration of the port 12 data register (P12).  Table 5-16 lists the P12 read data.

[Note]
  Bits 0 to 3 of the port 12 data register (P12) are not included in the ML66Q515/ML66514. When read, the value will be "0".

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---|---|---|---|---|---|---|---|---|---|
| P12 | P12_7 | P12_6 | P12_5 | P12_4 | P12_3 | P12_2 | P12_1 | P12_0 | Address: 00BC [H]<br>R/W access: R |

**Figure 5-16  P12 Configuration**

**Table 5-16  P12 Read Data**

| | Read data |
|---|---|
| P12_0 | P12_0/AI0 pin state |
| P12_1 | P12_1/AI1 pin state |
| P12_2 | P12_2/AI2 pin state |
| P12_3 | P12_3/AI3 pin state |
| P12_4 | P12_4/AI4 pin state |
| P12_5 | P12_5/AI5 pin state |
| P12_6 | P12_6/AI6 pin state |
| P12_7 | P12_7/AI7 pin state |

### 5.15 Port 15 (P15)

Port 15 is a 4-bit I/O port. Each individual bit can be specified as input or output by the port 15 mode register (P15IO).  When output is specified (corresponding bits of P15IO = "1"), the value of the corresponding bits in the port 15 data register (P15) will be output from their appropriate pins.

In addition to its port function, P15 is assigned secondary functions (such as SIO6 receive data input).  If a secondary function output is to be used, set the corresponding bits of the port 15 mode register (P15IO) and the port 15 secondary function control register (P15SF) to "1".  If a secondary function input is to be used, reset corresponding bits of the port 15 mode register (P15IO) to "0" to configure the input mode (same input as the primary function input).

If the port is configured as an input (corresponding bits of P15IO = "0") and the port 15 secondary function control register (P15SF) is set to "1", inputs will be pulled-up at the pins corresponding to those bits.

If bit 0 of port 15 is configured as a secondary function output (P15IO0 = 1, P15SF0 = 1), the output will be fixed at "0", regardless of the value of the port 15 data register.

Figure 5-17 shows the configuration of the port 15 data register (P15), port 15 mode register (P15IO) and the port 15 secondary function control register (P15SF).



**Figure 5-17  P15, P15IO, P15SF Configuration**

Table 5-17 lists the data that is read, depending on the settings of P15IO and P15SF, when executing an instruction to read P15.

At reset (due to a $\overline{RES}$ input, BRK instruction execution, watchdog timer overflow, or opcode trap), P15 will become a high impedance input port (P15IO = 00H, P15SF = 00H) and the contents of P15 will be 00H.

**Table 5-17  P15 Read Data**

|  | P15IO | P15SF | Read data |
|---|---|---|---|
| | 0 | * | P15_0/RXD6 pin state |
| P15_0 | 1 | 0 | Value of bit 0 of P15 (port data register) |
| | 1 | 1 | "0" |
| | 0 | * | P15_1 pin state |
| P15_1 | 1 | 0 | Value of bit 1 of P15 (port data register) |
| | 1 | 1 | TXD6 output data |
| | 0 | * | P15_2/RXC6 pin state |
| P15_2 | 1 | 0 | Value of bit 2 of P15 (port data register) |
| | 1 | 1 | RXC6 output data |
| | 0 | * | P15_3/TXC6 pin state |
| P15_3 | 1 | 0 | Value of bit 3 of P15 (port data register) |
| | 1 | 1 | TXC6 output data |

"*" indicates "0" or "1"

[Note]
   If arthmetic, SB, RB, XORB or other read-modify-write instructions are executed for P15, depending on the settings of P15IO and P15SF, values will be read as listed in Table 5-17.  The modified values will be written to P15 (port 15 data register).

### 5.16  Port 16 (P16)

Port 16 is a 7-bit I/O port.  Each individual bit can be specified as input or output by the port 16 mode register (P16IO).  When output is specified (corresponding bits of P16IO = "1"), the value of the corresponding bits in the port 16 data register (P16) will be output from their appropriate pins.

In addition to its port function, P16 is assigned secondary functions (such as 3-phase PWMU output).  If a secondary function output is to be used, set the corresponding bits of the port 16 mode register (P16IO) and the port 16 secondary function control register (P16SF) to "1".  If a secondary function input is to be used, reset corresponding bits of the port 16 mode register (P16IO) to "0" to configure the input mode (same input as the primary function input).

If the port is set as an input (corresponding bits of P16IO = "0") and the port 16 secondary function control register (P16SF) is set to "1", the pin inputs corresponding to those bits will be pulled-up.

If bit 6 of port 16 is set as secondary function output (P16IO6 = 1, P16SF6 = 1), the output will be fixed at "0", regardless of the value of the port 16 data register.
Figure 5-18 shows the configuration of the port 16 data register (P16), port 16 mode register (P16IO) and the port 16 secondary function control register (P16SF).



0 output*: "0" is output, regardless of the value of the port data register
"—" indicates a bit that does not exist.  If read, the value will be "0."

**Figure 5-18  P16, P16IO, P16SF Configuration**

Table 5-18 lists the data that is read, depending on the settings of P16IO and P16SF, when executing an instruction to read P16.

At reset (due to a $\overline{\text{RES}}$ input, BRK instruction execution, watchdog timer overflow, or opcode trap), P16 will become a high impedance input port (P16IO = 00H, P16SF = 00H) and the contents of P16 will be 00H.

**Table 5-18  P16 Read Data**

|  | P16IO | P16SF | Read data |
|---|---|---|---|
| P16_0 | 0 | * | P16_0 pin state |
|  | 1 | 0 | Value of bit 0 of P16 (port data register) |
|  | 1 | 1 | PWMU output data |
| P16_1 | 0 | * | P16_1 pin state |
|  | 1 | 0 | Value of bit 1 of P16 (port data register) |
|  | 1 | 1 | PWMUB output data |
| P16_2 | 0 | * | P16_2 pin state |
|  | 1 | 0 | Value of bit 2 of P16 (port data register) |
|  | 1 | 1 | PWMV output data |
| P16_3 | 0 | * | P16_3 pin state |
|  | 1 | 0 | Value of bit 3 of P16 (port data register) |
|  | 1 | 1 | PWMVB output data |
| P16_4 | 0 | * | P16_4 pin state |
|  | 1 | 0 | Value of bit 4 of P16 (port data register) |
|  | 1 | 1 | PWMW output data |
| P16_5 | 0 | * | P16_5 pin state |
|  | 1 | 0 | Value of bit 5 of P16 (port data register) |
|  | 1 | 1 | PWMWB output data |
| P16_6 | 0 | * | P16_6/$\overline{\text{INACT}}$ pin state |
|  | 1 | 0 | Value of bit 6 of P16 (port data register) |
|  | 1 | 1 | "0" |

"*" indicates "0" or "1"

[Note]
   If arithmetic, SB, RB, XORB or other read-modify-write instructions are executed for P16, depending on the settings of P16IO and P16SF, values will be read as listed in Table 5-18.  The modified values will be written to P16 (port 16 data register).

### 5.17  Port 17 (P17)

Port 17 is a 4-bit I/O port.  Each individual bit can be specified as input or output by the port 17 mode register (P17IO).  When output is specified (corresponding bits of P17IO = "1"), the value of the corresponding bits in the port 17 data register (P17) will be output from their appropriate pins.

In addition to its port function, P17 is assigned secondary functions (such as capture 0 input).  If a secondary function output is to be used, set the corresponding bits of the port 17 mode register (P17IO) and the port 17 secondary function control register (P17SF) to "1".  If a secondary function input is to be used, reset corresponding bits of the port 17 mode register (P17IO) to "0" to configure the input mode (same input as the primary function input).

If the port is set as an input (corresponding bits of P17IO = "0") and the port 17 secondary function control register (P17SF) is set to "1", the pin inputs corresponding to those bits will be pulled-up.

If bits 0 and 1 of port 17 are set as secondary function outputs (P17IOn = 1, P17SFn = 1), the output will be fixed at "0", regardless of the value of the port 17 data register.

Figure 5-19 shows the configuration of the port 17 data register (P17), port 17 mode register (P17IO) and the port 17 secondary function control register (P17SF).

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---|---|---|---|---|---|---|---|---|---|
| P17 | — | — | — | — | P17_3 | P17_2 | P17_1 | P17_0 | Address: 00B1 [H]  R/W access: R/W |
| At reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---|---|---|---|---|---|---|---|---|---|
| P17IO | — | — | — | — | P17IO3 | P17IO2 | P17IO1 | P17IO0 | Address: 00B3 [H]  R/W access: R/W |
| At reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---|---|---|---|---|---|---|---|---|---|
| P17SF | — | — | — | — | CPCMF1 P17SF3 | CPCMF0 P17SF2 | P17SF1 | P17SF0 | Address: 00B5 [H]  R/W access: R/W |
| At reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |

| | 0 (Input setting) | | | 1 (Output setting) | |
|---|---|---|---|---|---|
| 0 | Not pulled-up | P17_0 input | Primary function | P17_0 output |
| 1 | Pulled-up | Capture 0 input | Secondary function | 0 output* |
| 0 | Not pulled-up | P17_1 input | Primary function | P17_1 output |
| 1 | Pulled-up | Capture 1 input | Secondary function | 0 output* |
| 0 | Not pulled-up | P17_2 input | Primary function | P17_2 output |
| 1 | Pulled-up | Capture 0 input | Secondary function | Compare 0 output |
| 0 | Not pulled-up | P17_3 input | Primary function | P17_3 output |
| 1 | Pulled-up | Capture 1 input | Secondary function | Compare 1 output |

0 output*: "0" is output, regardless of the value of the port data register
"—" indicates a bit that does not exist.  If read, the value will be "0."

**Figure 5-19  P17, P17IO, P17SF Configuration**

Table 5-19 lists the data that is read, depending on the settings of P17IO and P17SF, when executing an instruction to read P17.

At reset (due to a $\overline{\text{RES}}$ input, BRK instruction execution, watchdog timer overflow, or opcode trap), P17 will become a high impedance input port (P17IO = 00H, P17SF = 00H) and the contents of P17 will be 00H.

**Table 5-19  P17 Read Data**

|  | P17IO | P17SF | Read data |
|---|---|---|---|
|  | 0 | * | P17_0/CAPF0 pin state |
| P17_0 | 1 | 0 | Value of bit 0 of P17 (port data register) |
|  | 1 | 1 | "0" |
|  | 0 | * | P17_1/CAPF1 pin state |
| P17_1 | 1 | 0 | Value of bit 1 of P17 (port data register) |
|  | 1 | 1 | "0" |
|  | 0 | * | P17_2/CPCMF0 pin state |
| P17_2 | 1 | 0 | Value of bit 2 of P17 (port data register) |
|  | 1 | 1 | CPCMF0 output data |
|  | 0 | * | P17_3/CPCMF1 pin state |
| P17_3 | 1 | 0 | Value of bit 3 of P17 (port data register) |
|  | 1 | 1 | CPCMF1 output data |

"*" indicates "0" or "1"

[Note]
If arithmetic, SB, RB, XORB or other read-modify-write instructions are executed for P17, depending on the settings of P17IO and P17SF, values will be read as listed in Table 5-19.  The modified values will be written to P17 (port 17 data register).

*Chapter 6*

# Clock Oscillation Circuit

6

# 6.   Clock Oscillation Circuit

## 6.1   Overview

The clock oscillation circuit for the ML66517 family has internally the clock multiplier and clock divider. The CPU operating clock (CPUCLK) can be selected from the following types of clocks:   main clock (OSCCLK) and frequency divided clocks (1/2 OSCCLK, 1/4 OSCCLK)   The power supply current can be reduced by changing the clock speed corresponding to the operation state.

The multiplication factor of the clock multiplier is selected from source oscillation (PLL OFF), source oscillation × 2, or source oscillation × 4.  High speed operations can be achieved using an external low frequency oscillation unit, so that oscillation noise can be reduced.

## 6.2   Clock Oscillation Circuit Configuration

Figure 6-1 shows the configuration of the clock oscillation circuit.



OSCCLK: Main clock
CPUCLK: CPU operating clock
SBYCON: Standby control register

**Figure 6-1  Clock Oscillation Circuit Configuration**

### 6.3  Clock Oscillation Circuit Registers

Table 6-1 lists a summary of the SFRs for clock oscillation circuit control.

**Table 6-1  Summary of SFRs for Clock Oscillation Circuit Control**

| Address [H] | Name | Symbol (byte) | Symbol (word) | R/W | 8/16 Operation | Initial value [H] | Reference page |
|---|---|---|---|---|---|---|---|
| 000F | Standby control register | SBYCON | — | R/W | 8 | 08 | 3-4 |
| 0015 | Peripheral control register | PRPHCON | — | R/W | 8 | 9C | 14-1 |

[Note]
    1.  For details, refer to Chapter 20, "Special Function Registers (SFRs)".

### 6.4  OSC Oscillation Circuit

The OSC oscillation circuit generates the source oscillation clock.  A crystal oscillator and other required elements are connected to OSC0 and $\overline{OSC1}$.

Figure 6-2 shows the configuration of the OSC oscillation circuit.  Figure 6-3 shows an example connection of an OSC crystal oscillation circuit.



**Figure 6-2  OSC Oscillation Circuit Configuration**



**Figure 6-3  OSC Crystal Oscillation Circuit Connection Example**

[Notes]
1.  The values of C0 and C1 must be set based on the specifications of the external crystal (XTAL).

2.  Instead of XTAL, a ceramic resonator may be used.

3.  Depending upon the frequency band used, additional components (not shown) may be required.

If the clock is to be supplied externally, connect it directly to the OSC0 pin input.  Leave the $\overline{OSC1}$ pin open (unconnected).

Figure 6-4 shows an example connection when the OSC clock is input externally.

6



**Figure 6-4  Connection Example for External OSC Clock Input**

[Note]
If an external clock is to be used for operation, keep the clock pulse width as specified by the  AC characteristics.

The standby control register (SBYCON) can be set to halt the OSC oscillation circuit.  When resuming oscillation of the OSC oscillation circuit from a halted state, the main clock pulse (OSCCLK) will be transmit after waiting for the oscillation stabilization time, the number of clock cycles specified by OST0 and OST1 (bits 4 and 5) of SBYCON.  Because the oscillation stabilization time differs depending upon the oscillator used, externally mounted components, and the frequency band, first verify the actual oscillation stabilization time of the circuit board in the product application, and then set SBYCON with the wait time until suitable oscillation stabilization is achieved.
If the OSC oscillation circuit is halted, the clock multiplier is also halted.
If the clock multiplier (multiplication by 2 or by 4) is used, the oscillation stabilization time should be set considering the stabilization time of the oscillator circuit and the stabilization time (100μs, tentative) of the clock multiplier.

## 6.5 Clock Multiplier

The clock multiplier multiplies the source clock generated in the OSC oscillation circuit.

Multiplication factor can be selected from source oscillation (PLL OFF), source oscillation × 2, or source oscillation × 4.

The selection is made using external pins (CLKSEL0 and CLKSEL1).  The multiplication factor can be changed only during the hardware reset (by a low level input to $\overline{\text{RES}}$ pin) or only during the STOP mode (only when the main clock is halted).

If a multiplication factor is changed during CPU operation by using CLKSEL0 and CLKSEL1, the change will be valid after the hardware is reset (by a low level input to $\overline{\text{RES}}$ pin) or after the STOP mode is released (only when the main clock is halted).  Table 6-2 lists settings of the input frequencies and output frequencies of the clock multiplier.

**Table 6-2  Clock Multiplier Settings of Input Frequencies and Output Frequencies**

| CLKSEL1 | CLKSEL0 | Multiplication factor | Input frequency | Output frequency (internal clock) |
|---------|---------|----------------------|-----------------|-----------------------------------|
| 0 | 0 | OFF | 2 to 25 MHz | 2 to 25 MHz |
| 0 | 1 | × 2 | 10 to 12.5 MHz | 20 to 25 MHz |
| 1 | 0 | × 4 | 5 to 6.25 MHz | 20 to 25 MHz |
| 1 | 1 | Prohibited setting | | |

[Notes]
1. Select the oscillation unit within the input frequency range.

2. If the OSC oscillation circuit is halted, the clock multiplier is also halted.

3. The clock multiplier cannot be evaluated with the development tool (Emulator).

# Time Base Counter (TBC)

# 7. Time Base Counter (TBC)

## 7.1 Overview

The ML66517 family has an 8-bit internal time base counter (TBC) to generate a reference clock for internal peripheral modules.

The front stage of the TBC has an auto-reload type 4-bit 1/n counter.  Base clocks can be generated for internal peripheral from the wide-ranging CPUCLK frequency.

## 7.2 Time Base Counter (TBC) Configuration

Figure 7-1 shows the TBC configuration.

CPUCLK → 1/n (4bit) → TBCCLK → TBC (8bit) → TBCOVF → Frequency divider

| Module | TBCCLK | 1/2 TBCCLK | 1/4 TBCCLK | 1/8 TBCCLK | 1/16 TBCCLK | 1/32 TBCCLK | 1/64 TBCCLK | 1/128 TBCCLK | 1/256 TBCCLK | 1/1024 TBCCLK | 1/4096 TBCCLK |
|---|---|---|---|---|---|---|---|---|---|---|---|
| PWM | √ | | √ | √ | | | | | | | |
| 3-phase PWM | √ | √ | √ | √ | | | | | | | |
| 16-bit FRC | | √ | √ | √ | √ | √ | √ | √ | √ | | |
| 16-bit timer 0 | | √ | √ | √ | √ | √ | √ | √ | | | |
| 8-bit timer 1, 2 | | √ | √ | √ | √ | | √ | | | √ | |
| 8-bit timer 3/BRG | | √ | √ | √ | √ | | √ | | | √ | |
| 8-bit timer 4/BRG | | √ | √ | √ | √ | | √ | | | √ | |
| 8-bit timer 5 | | √ | √ | √ | √ | | √ | | | √ | |
| 8-bit timer 6/WDT | | | | | √ | √ | √ | √ | √ | √ | √ |
| 8-bit timer 9 | | √ | √ | √ | √ | | √ | | | √ | |
| Digital filter (Capture) | | √ | √ | √ | √ | √ | √ | √ | √ | | |

**Figure 7-1  TBC Configuration**

7-1

## 7.3   Time Base Counter Registers

Table 7-1 lists a summary of SFRs for time base counter control.

**Table 7-1  Summary of SFRs for Time Base Counter Control**

| Address [H] | Name | Symbol (byte) | Symbol (word) | R/W | 8/16 Operation | Initial value [H] | Reference page |
|---|---|---|---|---|---|---|---|
| 0060 | TBC clock divider register | TBCKDVR | TBCKDV | R/W | 8/16 | F0 | 7-3 |
| 0061 | TBC clock divider counter | — | | R | 16 | F0 | 7-2 |

[Note]
  1.   For details, refer to Chapter 20, "Special Function Registers (SFRs)".

## 7.4   1/n Counter

To generate base clocks for internal peripheral modules from the wide-ranging CPUCLK frequency, the ML66517 family is equipped with a 4-bit auto-reload timer into which CPUCLK is input.
This 1/n counter consists of a 4-bit counter (TBC clock dividing counter) and a 4-bit register that stores the reload value (TBC clock divider register).

### 7.4.1 Description of 1/n Counter Registers

### (1)   TBC clock dividing counter (TBCKDV upper 8 bits)

The TBC clock dividing counter (upper 8 bits of TBCKDV) is a 4-bit counter and its input is CPUCLK. When the counter overflows it is loaded with the contents of the TBC clock divider register (TBCKDVR).

The TBC clock dividing counter (upper 8 bits of TBCKDV) can be accessed only in word sized units.  The value of the TBC clock dividing counter is read from the four bits of bit 8 through bit 11.  If the upper 4 bits are read, a value of  "1" will always be obtained.  The TBC clock divider register (TBCKDVR) is read from the lower 8 bits of TBCKDV.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), the upper 8 bits of TBCKDV become F0H.

Figure 7-2 shows the configuration of the upper 8 bits of TBCKDV.

**Figure 7-2  Configuration of Upper 8 Bits of TBCKDV**

**(2)  TBC clock divider register (TBCKDVR)**

The TBC clock divider register (TBCKDVR) consists of 4 bits.  This register stores the value to be reloaded into the TBC clock dividing counter.

TBCKDVR can be read from or written to by the program.  However, write operations are not valid for bits 4 through 7.  If read, bits 4 through 7 are always "1".

When reset ($\overline{RES}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), TBCKDVR becomes F0H.

[Note]

When reset, the 1/n counter divides CPUCLK by 16 and 1/16CPUCLK is supplied to TBC as TBCCLK.  Therefore, after writing a reload value to TBCKDVR, there may be at most a delay of 16 CPUCLK pulses before the start of the division operation (as per the written value).

Figure 7-3 shows the configuration of TBCKDVR.  Table 7-2 lists the correspondence between TBCKDVR settings and TBCCLK.



**Figure 7-3  TBCKDVR (Lower 8 Bits of TBCKDV) Configuration**

**Table 7-2  Correspondence between TBCKDVR Settings and TBCCLK**

| Value of TBCKDVR settings [H] | TBCCLK |
|---|---|
| F0 | 1/16 CPUCLK |
| F1 | 1/15 CPUCLK |
| F2 | 1/14 CPUCLK |
| F3 | 1/13 CPUCLK |
| F4 | 1/12 CPUCLK |
| F5 | 1/11 CPUCLK |
| F6 | 1/10 CPUCLK |
| F7 | 1/9 CPUCLK |
| F8 | 1/8 CPUCLK |
| F9 | 1/7 CPUCLK |
| FA | 1/6 CPUCLK |
| FB | 1/5 CPUCLK |
| FC | 1/4 CPUCLK |
| FD | 1/3 CPUCLK |
| FE | 1/2 CPUCLK |
| FF | 1/1 CPUCLK |

### 7.4.2 Example of 1/n Counter-related Register Settings

- TBC clock divider register (TBCKDVR)
  This register stores the reload value to the TBC clock dividing counter.  When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), the reload value becomes F0H, and TBCCLK becomes CPUCLK divided by 16 (1/16 CPUCLK).  If TBCCLK is set to 1/1 CPUCLK, the reload value becomes FFH.

### 7.5  Time Base Counter (TBC) Operation

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), the time base counter (TBC) is reset to "0".  Thereafter, as long as the original oscillation (CPUCLK) supply is not halted, operation will continue by TBCCLK that has been divided by the front stage 1/n counter.

Overflow of TBC is divided further by a frequency divider circuit, and supplied to the general-purpose 8-bit timer 6 (that also functions as the watchdog timer).

# General-Purpose 8/16 Bit Timers

# 8.  General-Purpose 8/16 Bit Timers

## 8.1  Overview

The ML66517 family has the following internal general-purpose timers: a 16-bit auto-reload timer (timer 0), six 8-bit auto-reload timers (timers 1, 2, 3, 4, 5, and 9), and an 8-bit auto-reload timer that also functions as a watchdog timer (timer 6).  Timers 1 and 2 can be combined and used as a 16-bit timer.

Table 8-1 shows a list of internal timers to each product.  Marks ( $\sqrt{}$ ) in the table indicate that the timer is included.  Dashes (—) indicate that the timer is not included.

**Table 8-1  List of Internal Timers to Each Product**

| Timer/Product | ML66517/ML66Q517 | ML66Q515/ML66514 |
|:---:|:---:|:---:|
| Timer 0 | $\sqrt{}$ | $\sqrt{}$ |
| Timer 1 | $\sqrt{}$ | — |
| Timer 2 | $\sqrt{}$ | — |
| Timer 3 | $\sqrt{}$ | $\sqrt{}$ |
| Timer 4 | $\sqrt{}$ | $\sqrt{}$ |
| Timer 5 | $\sqrt{}$ | $\sqrt{}$ |
| Timer 6 | $\sqrt{}$ | $\sqrt{}$ |
| Timer 9 | $\sqrt{}$ | $\sqrt{}$ |

## 8.2  General-purpose 8-bit/16-bit Timer Configurations

Table 8-2 lists a summary of the function of each general-purpose timer.  Marks ( $\sqrt{}$ ) within the table indicate that a function can be selected.  Dashes (—) indicate that the function cannot be selected.

**Table 8-2  Timer Configurations and Functions**

| Timer name | 8/16 bits | Auto-reload | External event input | Timer output | PWM clock output | Baud rate generator | Watchdog timer |
|:---:|:---:|:---:|:---:|:---:|:---:|:---:|:---:|
| Timer 0 | 16 | $\sqrt{}$ | $\sqrt{}$ | $\sqrt{}$ | — | — | — |
| Timer 1 | 8/16 | $\sqrt{}$ | $\sqrt{}$ | $\sqrt{}$ | — | — | — |
| Timer 2 | 8/16 | $\sqrt{}$ | $\sqrt{}$ | $\sqrt{}$ | — | — | — |
| Timer 3 | 8 | $\sqrt{}$ | — | — | — | $\sqrt{}$ (SIO6) | — |
| Timer 4 | 8 | $\sqrt{}$ | — | — | — | $\sqrt{}$ (SIO1) | — |
| Timer 5 | 8 | $\sqrt{}$ | $\sqrt{}$☆ | — | — | — | — |
| Timer 6 | 8 | $\sqrt{}$ | — | — | — | — | $\sqrt{}$ |
| Timer 9 | 8 | $\sqrt{}$ | — | — | $\sqrt{}$ | — | — |

[Note]
ML66Q515/ML66514 do not have the ☆ marked function.

### 8.3 General-purpose 8-bit/16-bit Timer Registers

Table 8-3 lists a summary of SFRs for the control of general-purpose 8-bit and 16-bit timers.

**Table 8-3 Summary of SFRs for General-Purpose 8-bit/16-bit Timer Control (1/2)**

| Address [H] | Name | Symbol (byte) | Symbol (word) | R/W | 8/16 Operation | Initial value [H] | Reference page |
|---|---|---|---|---|---|---|---|
| 0062 | General-purpose 16-bit | — | TM0C | R/W | 16 | Undefined | 8-5 |
| 0063 | timer 0 counter | | | | | | |
| 0064 | General-purpose 16-bit | — | TM0R | R/W | 16 | Undefined | 8-5 |
| 0065 | timer 0 register | | | | | | |
| 0066 | General-purpose 16-bit timer 0 control register | TM0CON | — | R/W | 8 | 70 | 8-5 |
| 0068 | General-purpose 8-bit | TM1C | TM12C | R/W | 8/16 | Undefined | 8-11 |
| 0069 | timer 12 counter *1 | TM2C | | | | | |
| 006A | General-purpose 8-bit | TM1R | TM12R | R/W | 8/16 | Undefined | 8-11 |
| 006B | timer 12 register *1 | TM2R | | | | | |
| 006C | General-purpose 8-bit timer 1 control register *1 | TM1CON | — | R/W | 8 | 70 | 8-11 |
| 006D | General-purpose 8-bit timer 2 control register *1 | TM2CON | — | R/W | 8 | 40 | 8-12 |
| 0070 | General-purpose 8-bit timer 3 counter | TM3C | — | R/W | 8 | Undefined | 8-23 |
| 0071 | General-purpose 8-bit timer 3 register | TM3R | — | R/W | 8 | Undefined | 8-23 |
| 0072 | General-purpose 8-bit timer 3 control register | TM3CON | — | R/W | 8 | 70 | 8-23 |
| 0074 | General-purpose 8-bit timer 4 counter | TM4C | — | R/W | 8 | Undefined | 8-29 |
| 0075 | General-purpose 8-bit timer 4 register | TM4R | — | R/W | 8 | Undefined | 8-29 |
| 0076 | General-purpose 8-bit timer 4 control register | TM4CON | — | R/W | 8 | 70 | 8-29 |
| 0078 | General-purpose 8-bit timer 5 counter | TM5C | — | R/W | 8 | Undefined | 8-35 |
| 0079 | General-purpose 8-bit timer 5 register | TM5R | — | R/W | 8 | Undefined | 8-35 |
| 007A | General-purpose 8-bit timer 5 control register | TM5CON | — | R/W | 8 | 70 | 8-35 |
| 007C | General-purpose 8-bit timer 6 counter | TM6C | — | R/W | 8 | Undefined | 8-41 |
| 007D | General-purpose 8-bit timer 6 register | TM6R | — | R/W | 8 | Undefined | 8-41 |
| 007E | General-purpose 8-bit timer 6 control register | TM6CON | — | R/W | 8 | 10 | 8-42 |

**Table 8-3  Summary of SFRs for General-Purpose 8-bit/16-bit Timer Control (2/2)**

| Address [H] | Name | Symbol (byte) | Symbol (word) | R/W | 8/16 Operation | Initial value [H] | Reference page |
|---|---|---|---|---|---|---|---|
| 00CC | General-purpose 8-bit timer 9 counter | TM9C | — | R/W | 8 | Undefined | 8-50 |
| 00CD | General-purpose 8-bit timer 9 register | TM9R | — | R/W | 8 | Undefined | 8-50 |
| 00CE | General-purpose 8-bit timer 9 control register | TM9CON | — | R/W | 8 | 70 | 8-50 |

[Notes]

1. Addresses are not consecutive in some places.

2. For details, refer to Chapter 20, "Special Function Registers (SFRs)".

3. Bit 5 and bit 6 of the TM6CON register allow read only access (W is invalid).  Bits 0 to 3 and 7 allows R/W access.

4. The register marked with *1 is not included in the ML66Q515 and ML66514.

**8**

## 8.4   Timer 0

Timer 0 is a 16-bit auto-reload timer that has functions for external event input and timer output.

### 8.4.1 Timer 0 Configuration

Figure 8-1 shows the timer 0 configuration.



TM0C: General-purpose 16-bit timer 0 counter
TM0R: General-purpose 16-bit timer 0 register
TM0CON: General-purpose 16-bit timer 0 control register
TM0EVT: Timer 0 external event input pin (P5_7)
TM0OUT: Timer 0 output pin (P5_6)

**Figure 8-1  Timer 0 Configuration**

### 8.4.2  Description of Timer 0 Registers

**(1)    General-purpose 16-bit timer 0 counter (TM0C)**

The general-purpose 16-bit timer 0 counter (TM0C) is a 16-bit up-counter.  When this counter overflows, an interrupt request is generated and it is loaded with the contents of general-purpose 16-bit timer 0 register (TM0R).

TM0C can be read from and written to by the program.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), the contents of TM0C are undefined.

[Note]
    Writing a timer value to TM0C causes the same value to also be written to the general-purpose 16-bit timer 0 register (TM0R).

**(2)    General-purpose 16-bit timer 0 register (TM0R)**

The general-purpose 16-bit timer 0 register (TM0R) consists of 16 bits.  This register stores the value to be reloaded into the general-purpose 16-bit timer 0 counter (TM0C).

TM0R can be read from and written to by the program.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), the contents of TM0R are undefined.

**8**

**(3)    General-purpose 16-bit timer 0 control register (TM0CON)**

The general-purpose 16-bit timer 0 control register (TM0CON) consists of 5 bits.  Bits 0 to 2 (TM0C0 to TM0C2) of TM0CON select the timer 0 count clock, bit 3 (TM0RUN) starts or halts the counting, and bit 7 (TM0OUT) specifies the initial timer output level (High or Low) at start-up.And each time TM0C overflows, the content of bit 7 (TM0OUT) is reversed.

TM0CON can be read from and written to by the program.  However, write operations are invalid for bits 4 to 6.  If read, a value of "1" will always be obtained for bits 4 to 6.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), TM0CON becomes 70H.
Figure 8-2 shows the TM0CON configuration.

[Note]
    Just before TM0C overflows, if an SB, RB, XORB or other read-modify-write instruction is performed on TM0CON, then TM0OUT may not operate correctly.

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| TM0CON | TM0OUT | — | — | — | TM0RUN | TM0C2 | TM0C1 | TM0C0 |
| At reset | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |

Address: 0066 [H]
R/W access: R/W

| TM0C | | | Timer 0 count clock |
|---|---|---|---|
| 2 | 1 | 0 | |
| 0 | 0 | 0 | TBCCLK |
| 0 | 0 | 1 | 1/2 TBCCLK |
| 0 | 1 | 0 | 1/4 TBCCLK |
| 0 | 1 | 1 | 1/8 TBCCLK |
| 1 | 0 | 0 | 1/16 TBCCLK |
| 1 | 0 | 1 | 1/32 TBCCLK |
| 1 | 1 | 0 | 1/64 TBCCLK |
| 1 | 1 | 1 | TM0EVT (falling edge) |

| 0 | Timer 0 halt counting |
|---|---|
| 1 | Timer 0 start counting |

| 0 | Low level output |
|---|---|
| 1 | High level output |

"—" indicates a nonexistent bit.
When read, its value will be "1."

**Figure 8-2  TM0CON Configuration**

### 8.4.3 Example of Timer 0-related Register Settings

**(1)  Port 5 mode register (P5IO)**

If TM0OUT (timer output) is to be used, set bit 6 (P5IO6) to "1" to configure the port as an output.  If TM0EVT (event input) is to be used, reset bit 7 (P5IO7) to "0" to configure the port as an input.

**(2)  Port 5 secondary function control register (P5SF)**

If TM0OUT (timer output) is to be used, set bit 6 (P5SF6) to "1" to configure the port as a secondary function output. If TM0EVT (event input) is to be used, disable or enable the pull-up resistor with bit 7 (P5SF7).

**(3)  General-purpose 16-bit timer 0 counter (TM0C)**

Set the timer value that will be valid at the start of counting.  When writing to TM0C, the same value will also be simultaneously and automatically written to the general-purpose 16-bit timer 0 register (TM0R).

**(4)  General-purpose 16-bit timer 0 register (TM0R)**

This register sets the value to be loaded after general-purpose 16-bit timer 0 counter (TM0C) overflows. If the timer value (TM0C) and the reload value (TM0R) are identical, this register will automatically be set just by setting TM0C.  If the values are different or are to be modified, this register must be set explicitly.

**8**

**(5)  General-purpose 16-bit timer 0 control register (TM0CON)**

Bits 0 to 2 (TM0C0 to TM0C2) of this register set the count clock for timer 0.  If TM0OUT (timer output) is to be used, specify the initial value with bit 7 (TM0OUT).  If bit 3 (TM0RUN) is set to "1", timer 0 will begin counting.  If reset to "0", timer 0 will halt counting.

### 8.4.4 Timer 0 Operation

When the TM0RUN bit is set to "1", timer 0 will begin counting upward, running on the count clock selected by TM0CON.  If external event input is selected as the count clock, timer 0 can also be used as an event counter.  When TM0C overflows, an interrupt request is generated, the contents of TM0R are loaded into TM0C and the TM0OUT output is inverted. The initial value of the TM0OUT pin is specified by bit 7 (TM0OUT) of TM0CON.  This operation is repeated until the TM0RUN bit is reset to "0".  Figure 8-3 shows an operation example (for settings of 1/n counter frequency division ratio 1/1 and 1/4 TBCCLK).



**Figure 8-3  Timer 0 Operation**

[Note]

Set the minimum pulse width of the external event input to at least 1 CPU clock (CPUCLK).  The external event input signal is sampled at the falling edge of the CPUCLK to create the count clock for the timer.

### 8.4.5 Timer 0 Interrupt

When a timer 0 interrupt factor occurs, the interrupt request flag (QTM0OV) is set to "1". The interrupt request flag (QTM0OV) is located in interrupt request register 1 (IRQ1).

Interrupts can be enabled or disabled by the interrupt enable flag (ETM0OV).  The interrupt enable flag (ETM0OV) is located in interrupt enable register 1 (IE1).

Three levels of priority can be set with the interrupt priority setting flags (P0TM0OV and P1TM0OV).  The interrupt priority setting flags are located in interrupt priority control register 2 (IP2).

Table 8-4 lists the vector address of the timer 0 interrupt factor and the interrupt processing flags.

**Table 8-4　Timer 0 Vector Address and Interrupt Processing Flags**

| Interrupt factor | Vector address [H] | Interrupt request | Interrupt enable | Priority level | |
|---|---|---|---|---|---|
| | | | | 1 | 0 |
| Overflow of timer 0 | 001A | QTM0OV | ETM0OV | P1TM0OV | P0TM0OV |
| Symbols (byte) of registers that contain interrupt processing flags | | IRQ1 | IE1 | IP2 | |
| | Reference page | 16-13 | 16-18 | 16-23 | |

**8**

For further details regarding interrupt processing, refer to Chapter 16, "Interrupt Processing Functions".

### 8.5   Timers 1 and 2

Timers 1 and 2 are 8-bit auto-reload timers.  Timers 1 and 2 can be combined and used in a 16-bit auto-reload mode.  Timers 1 and 2 have functions for external event input, timer output, and PWM mode.  But these timers are not included in the ML66Q515/ML66514.

### 8.5.1 Timers 1 and 2 Configurations

Figure 8-4 shows the configuration of timers 1 and 2.



| | |
|---|---|
| TM1C: | General-purpose 8-bit timer 1 counter |
| TM2C: | General-purpose 8-bit timer 2 counter |
| TM1R: | General-purpose 8-bit timer 1 register |
| TM2R: | General-purpose 8-bit timer 2 register |
| TM1CON: | General-purpose 8-bit timer 1 control register |
| TM2CON: | General-purpose 8-bit timer 2 control register |
| TM1EVT: | Timer 1 external event input pin (P6_4) |
| TM2EVT: | Timer 2 external event input pin (P6_6) |
| TM1OUT: | Timer 1 output pin (P6_5) |
| TM2OUT: | Timer 2 output pin (P6_7) |

**Table 8-4  Timer 1 and 2 Configuration**

### 8.5.2 Description of Timer 1 and 2 Registers

**(1)    General-purpose 8-bit timer 1 and 2 counters (TM1C, TM2C)**
The general-purpose 8-bit timer 1 and 2 counters (TM1C, TM2C) are 8-bit up-counters. When each counter overflows, an interrupt request is generated and that counter is loaded with the contents of the general-purpose 8-bit timer 1 or 2 register (TM1R, TM2R).

TM1C and TM2C can be read from and written to by the program.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), the contents of TM1C and TM2C are undefined.

[Note]
   Writing a timer value to TM1C or TM2C causes the same value to also be written to the general-purpose 8-bit timer 1 and 2 registers (TM1R, TM2R).

**(2)    General-purpose 8-bit timer 1 and 2 registers (TM1R, TM2R)**
The general-purpose 8-bit timer 1 and 2 registers (TM1R, TM2R)  consist of 8 bits.  These registers store the value to be reloaded into the general-purpose 8-bit timer 1 or 2 counter (TM1C, TM2C).

TM1R and TM2R can be read from and written to by the program.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), the contents of TM1R and TM2R are undefined.

**8**

**(3)    General-purpose 8-bit timer 1 control register (TM1CON)**
The general-purpose 8-bit timer 1 control register (TM1CON) consists of 5 bits.  Bits 0 to 2 (TM1C0 to TM1C2) of TM1CON select the timer 1 count clock, bit 3 (TM1RUN) starts or stops the counting, and bit 7 (TM1OUT) specifies the initial timer output level (High or Low) at start-up.  The value of bit 7 (TM1OUT) is inverted when TM1C overflows.

TM1CON can be read from and written to by the program.  However, write operations are invalid for bits 4 to 6.  If read, a value of "1" will always be obtained for bits 4 to 6.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), TM1CON becomes 70H.

Figure 8-5 shows the TM1CON configuration.

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---|---|---|---|---|---|---|---|---|---|
| TM1CON | TM1OUT | — | — | — | TM1RUN | TM1C2 | TM1C1 | TM1C0 | Address:  006C [H] |
| At reset | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | R/W access:  R/W |

| TM1C | | | Timer 1 count clock |
|---|---|---|---|
| 2 | 1 | 0 | |
| 0 | 0 | 0 | TBCCLK |
| 0 | 0 | 1 | 1/2 TBCCLK |
| 0 | 1 | 0 | 1/4 TBCCLK |
| 0 | 1 | 1 | 1/8 TBCCLK |
| 1 | 0 | 0 | 1/32 TBCCLK |
| 1 | 0 | 1 | 1/256 TBCCLK |
| 1 | 1 | 0 | TM1EVT (rising edge) |
| 1 | 1 | 1 | TM1EVT ( falling edge) |

| 0 | Timer 1 halt counting |
|---|---|
| 1 | Timer 1 start counting |

| 0 | Low level output |
|---|---|
| 1 | High level output |

"—" indicates a nonexistent bit.
When read, its value will be "1".

**Figure 8-5  TM1CON Configuration**

**(4)    General-purpose 8-bit timer 2 control register (TM2CON)**
The general-purpose 8-bit timer 2 control register (TM2CON) consists of 7 bits.  TM2CON can be read from and written to by the program.  However, write operation are invalid for bit 6.  If read, a value of "1" will always be obtained for bit 6.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), TM2CON becomes 40H.

Figure 8-6 shows the TM2CON configuration.

[Description of each bit]
- TM2C0 to TM2C2 (bits 0 to 2)
  These bits specify the timer 2 count clock.
- TM2RUN (bit 3)
  This bit starts or stops the counting.
- MOD16 (bit 4)
  Setting this bit combines timer 1 and 2 into the 16-bit auto-reload mode.  While this bit is set, the settings of TM2C0 to TM2C2 and TM2RUN are invalid.
- MODPWM (bit 5)
  Setting this bit combines timer 1 and 2 into the PWM mode.  While this bit is set, the setting of TM2RUN is invalid, and if TM1RUN is set, timer 1 and 2 will count simultaneously.
- TM2OUT (bit 7)
  This bit specifies the initial timer output level (High or Low) at start-up.  The value of bit 7 (TM2OUT) is inverted whenever TM2C overflows.

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---|---|---|---|---|---|---|---|---|---|
| TM2CON | TM2OUT | — | MODPWM | MOD16 | TM2RUN | TM2C2 | TM2C1 | TM2C0 | Address:  006D [H] |
| At reset | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | R/W access:  R/W |

| | TM2C | | Timer 2 count clock |
|---|---|---|---|
| 2 | 1 | 0 | |
| 0 | 0 | 0 | TBCCLK |
| 0 | 0 | 1 | 1/2 TBCCLK |
| 0 | 1 | 0 | 1/4 TBCCLK |
| 0 | 1 | 1 | 1/8 TBCCLK |
| 1 | 0 | 0 | 1/32 TBCCLK |
| 1 | 0 | 1 | 1/256 TBCCLK |
| 1 | 1 | 0 | TM2EVT (rising edge) |
| 1 | 1 | 1 | TM2EVT (falling edge) |

| 0 | Timer 2 halt counting |
|---|---|
| 1 | Timer 2 start counting |

| 0 | 8-bit auto-reload timer mode |
|---|---|
| 1 | 16-bit auto-reload timer mode |

| 0 | Auto-reload timer mode |
|---|---|
| 1 | PWM mode |

| 0 | Low level output |
|---|---|
| 1 | High level output |

"—" indicates a nonexistent bit.
When read, its value will be "1".

**Figure 8-6  TM2CON Configuration**

### 8.5.3 Example of Timer 1- and 2-related Register Settings

- **8-bit auto-reload timer mode (Timer 1)**

**(1)    Port 6 mode register (P6IO)**

If TM1OUT (timer output) is to be used, set bit 5 (P6IO5) to "1" to configure the port as an output.  If TM1EVT (event input) is to be used, reset bit 4 (P6IO4) to "0" to configure the port as an input.

**(2)    Port 6 secondary function control register (P6SF)**

If TM1OUT (timer output) is to be used, set bit 5 (P6SF5) to "1" to configure the port as a secondary function output. If TM1EVT (event input) is to be used, disable or enable the pull-up resistor with bit 4 (P6SF4).

**(3)    General-purpose 8-bit timer 1 counter (TM1C)**

Set the timer value that will be valid at the start of counting.  When writing to TM1C, the same value will also be simultaneously and automatically written to the general-purpose 8-bit timer 1 register (TM1R).

**(4)    General-purpose 8-bit timer 1 register (TM1R)**

This register sets the value to be loaded after general-purpose 8-bit timer 1 counter (TM1C) overflows. If the timer value (TM1C) and the reload value (TM1R) are identical, this register will automatically be set just by setting TM1C.  If the values are different or are to be modified, this register must be set explicitly.

**(5)    General-purpose 8-bit timer 1 control register (TM1CON)**

Bits 9 to 0 (TM1C0 to TM1C2) of this register specify the count clock for timer 1. If TM1OUT (timer output) is to be used, specify the initial value with bit 7 (TM1OUT).  If bit 3 (TM1RUN) is set to "1", timer 1 will begin counting. If reset to "0", timer 1 will halt counting.

- **8-bit auto-reload timer mode (Timer 2)**

**(1)    Port 6 mode register (P6IO)**

If TM2OUT (timer output) is to be used, set bit 7 (P6IO7) to "1" to configure the port as an output.  If TM2EVT (event input) is to be used, reset bit 6 (P6IO6) to "0" to configure the port as an input.

**(2)    Port 6 secondary function control register (P6SF)**

If TM2OUT (timer output) is to be used, set bit 7 (P6SF7) to "1" to configure the port as a secondary function output. If TM2EVT (event input) is to be used, disable or enable the pull-up resistor with bit 6 (P6SF6).

**(3)    General-purpose 8-bit timer 2 counter (TM2C)**

Set the timer value that will be valid at the start of counting.  When writing to TM2C, the same value will also be simultaneously and automatically written to the general-purpose 8-bit timer 2 register (TM2R).

**(4)    General-purpose 8-bit timer 2 register (TM2R)**
This register sets the value to be loaded after general-purpose 8-bit timer 2 counter (TM2C) overflows. If the timer value (TM2C) and the reload value (TM2R) are identical, this register will automatically be set just by setting TM2C.  If the values are different or are to be modified, this register must be set explicitly.

**(5)    General-purpose 8-bit timer 2 control register (TM2CON)**
Bits 0 to 2 (TM2C0 to TM2C2) of this register specify the count clock for timer 2. If TM2OUT (timer output) is to be used, specify the initial value with bit 7 (TM2OUT).  If bit 3 (TM2RUN) is set to "1", timer 2 will begin counting. If reset to "0", timer 2 will halt counting.

**• 16-bit auto-reload timer mode**
**(1)    Port 6 mode register (P6IO)**
If TM1OUT (timer 1 output) and TM2OUT (timer 2 output) are to be used, set bits 5 and 7 (P6IO5, P6IO7) to "1" to configure the ports as outputs.  If TM1EVT (event input) is to be used, reset bit 4 (P6IO4) to "0" to configure the port as an input.

**8**

**(2)    Port 6 secondary function control register (P6SF)**
If TM1OUT (timer 1 output) and TM2OUT (timer 2 output) are to be used, set bits 5 and 7 (P6SF5, P6SF7) to "1" to configure the ports as secondary function outputs.  If TM1EVT (event input) is to be used, disable or enable the pull-up resistor with bit 4 (P6SF4).

**(3)    General-purpose 16-bit timer 12 counter (TM12C)**
Set the timer value that will be valid at the start of counting.  When writing to TM12C, the same value will also be simultaneously and automatically written to the general-purpose 8-bit timer 12 register (TM12R).

**(4)    General-purpose 16-bit timer 12 register (TM12R)**
This register sets the value to be loaded after general-purpose 16-bit timer 12 counter (TM12C) overflows. If the timer value (TM12C) and the reload value (TM12R) are identical, this register will automatically be set just by setting TM12C.  If the values are different or are to be modified, this register must be set explicitly.

**(5)    General-purpose 8-bit timer 1 control register (TM1CON)**
Bits 0 to 2 (TM1C0 to TM1C2) of this register specify the count clock for timer 1. If TM1OUT (timer 1 output) is to be used, specify the initial value with bit 7 (TM1OUT). If bit 3 (TM1RUN) is set to "1", timer 1 will begin counting. If reset to "0", timer 1 will halt counting.

**(6)    General-purpose 8-bit timer 2 control register (TM2CON)**
Setting bit 4 (MOD16) to "1" sets the 16-bit timer mode.  While this bit is set, bits 0 to 2 (TM2C0 to TM2C2) and bit 3 (TM2RUN) settings are invalid and setting bit 3 (TM1RUN) of the timer 1 control register (TM1CON) to "1" starts simultaneous counting of timers 1 and 2. If TM2OUT (timer 2 output) is to be used, specify the initial value with bit 7 (TM2OUT).

• **PWM mode**

**(1)    Port 6 mode register (P6IO)**

If TM1OUT (timer 1 output) and TM2OUT (timer 2 output) are to be used, set bits 5 and 7 (P6IO5, P6IO7) to "1" to configure the ports as outputs.  If TM1EVT and TM2EVT (event inputs) are to be used, reset bit 4 and 6 (P6IO4, P6IO6) to "0" to configure the ports inputs.

**(2)    Port 6 secondary function control register (P6SF)**

If TM1OUT (timer 1 output) and TM2OUT (timer 2 output) are to be used, set bits 5 and 7 (P6SF5, P6SF7) to "1" to configure the ports as secondary function outputs. If TM1EVT and TM2EVT (event input) are to be used, disable or enable the pull-up resistor with bits 4 and 6 (P6SF4, P6SF6).

**(3)    General-purpose 16-bit timer 12 counter (TM12C)**

Set the timer value that will be valid at the start of counting.  When writing to TM12C, the same value will also be simultaneously and automatically written to the general-purpose 8-bit timer 12 register (TM12R).

**(4)    General-purpose 16-bit timer 12 register (TM12R)**

This register sets the value to be loaded after general-purpose 16-bit timer 12 counter (TM12C) overflows. If the timer value (TM12C) and the reload value (TM12R) are identical, this register will automatically be set just by setting TM12C.  If the values are different or are to be modified, this register must be set explicitly.

**(5)    General-purpose 8-bit timer 1 control register (TM1CON)**

Bits 0 to 2 (TM1C0 to TM1C2) of this register specify the count clock for timer 1. If TM1OUT (timer 1 output) is to be used, specify the initial value with bit 7 (TM1OUT). If bit 3 (TM1RUN) is set to "1", timer 1 will begin counting. If reset to "0", timer 1 will halt counting.

**(6)    General-purpose 8-bit timer 2 control register (TM2CON)**

Setting bit 5 (MODPWM) to "1" sets the PWM mode.  While this bit is set, bit 3 (TM2RUN) settings are invalid; setting bit 3 (TM1RUN) of the timer 1 control register (TM1CON) to "1", starts simultaneous counting of timers 1 and 2.  If TM2OUT (timer 2 output) is to be used, specify the initial value with bit 7 (TM2OUT).

### 8.5.4 Timer 1 and 2 Operation

#### • 8-bit auto-reload timer mode

When the RUN bits corresponding to TM1 and TM2 are set to "1", timers 1 and 2 will begin counting upward, running on the count clocks selected by TM1CON and TM2CON.  When TM1C and TM2C overflow, individual interrupt requests are generated, and the corresponding contents of TM1R and TM2R are loaded into TM1C and TM2C.  In addition, the output of TM1OUT and TM2OUT is inverted.  This operation is repeated until the RUN bits are reset to "0".  Figure 8-7 shows an example of 8-bit auto-reload timer mode operation.



**Figure 8-7  8-Bit Auto-Reload Timer Mode Operation Example**

- **16-bit auto-reload timer mode**

    Setting the MOD16 bit of TM2CON to "1" combines TM1 and TM2 to set the 16-bit auto-reload timer mode.  TM2C counts upward, using overflow of TM1C as the count clock. When TM2C overflows, a timer 2 interrupt request is generated, and the contents of TM1R and TM2R are loaded into TM1C and TM2C respectively.  In addition, the output of TM2OUT is inverted.

    During this mode, overflow of TM1C does not cause the contents of TM1R to be loaded. However, a timer 1 interrupt request will be generated and the output of TM1OUT will change.

**Figure 8-8  16-Bit Auto-Reload Timer Mode Operation Example**

• **PWM mode**

Setting the MODPWM bit of TM2CON to "1" sets the PWM mode that uses TM1 and TM2. During the PWM mode, since the following operation is performed, use TM2C as the PWM cycle counter and TM1C as the duty control counter.

When TM1C overflows, an interrupt request is generated, and the PWM F/F is set.  When TM2C overflows, an interrupt request is generated, the contents of TM1R and TM2R are loaded into TM1C and TM2C respectively, and the PWM F/F is reset.  If "set" and "reset" of the PWM F/F are simultaneously generated, priority is given to the "reset".

The Q output (positive phase) of the PWM F/F is output from TM1OUT and the Q output of the PWM F/F (inverted phase) is output from TM2OUT.

Note that if the count clock selected for TM1C is faster than the TM2C count clock, interrupt requests due to TM1C overflow may occur two or more times in a single cycle.

Also note that if the count clock selected for TM1C is slower than the TM2C count clock, at the start of counting (when TM1RUN is set), and when TM2C overflows, a synchronous shift will occur, and the TM1C overflow cycle may shift.  (The same count clocks are recommended.)



**Figure 8-9  PWM Timer Mode Operation Example**

## 8.5.5 Timer 1 and 2 Interrupts

• **Timer 1 interrupt**

When a timer 1 interrupt factor occurs, the interrupt request flag (QTM1OV) is set to "1". The interrupt request flag (QTM1OV) is located in interrupt request register 1 (IRQ1).

Interrupts can be enabled or disabled by the interrupt enable flag (ETM1OV). The interrupt enable flag (ETM1OV) is located in interrupt enable register 1 (IE1).

Three levels of priority can be set with the interrupt priority setting flags (P0TM1OV and P1TM1OV). The interrupt priority setting flags are located in interrupt priority control register 3 (IP3).

Table 8-5 lists the vector address and interrupt processing flags for the timer 1 interrupt factor.

**Table 8-5  Timer 1 Vector Address and Interrupt Processing Flags**

| Interrupt factor | Vector address [H] | Interrupt request | Interrupt enable | Priority level | |
|---|---|---|---|---|---|
| | | | | 1 | 0 |
| Overflow of timer 1 | 0022 | QTM1OV | ETM1OV | P1TM1OV | P0TM1OV |
| Symbols (byte) of registers that contain interrupt processing flags | | IRQ1 | IE1 | IP3 | |
| | Reference page | 16-13 | 16-18 | 16-24 | |

For farther details regarding interrupt processing, refer to Chapter 16, "Interrupt Processing Functions".

• **Timer 2 interrupt**

When a timer 2 interrupt factor occurs, the interrupt request flag (QTM2OV) is set to "1". The interrupt request flag (QTM2OV) is located in interrupt request register 1 (IRQ1).

Interrupts can be enabled or disabled by the interrupt enable flag (ETM2OV).  The interrupt enable flag (ETM2OV) is located in interrupt enable register 1 (IE1).

Three levels of priority can be set with the interrupt priority setting flags (P0TM2OV and P1TM2OV).  The interrupt priority setting flags are located in interrupt priority control register 3 (IP3).

Table 8-6 lists the vector address and interrupt processing flags for the timer 2 interrupt factor.

**Table 8-6  Timer 2 Vector Address and Interrupt Processing Flags**

| Interrupt factor | Vector address [H] | Interrupt request | Interrupt enable | Priority level | |
|---|---|---|---|---|---|
| | | | | 1 | 0 |
| Overflow of timer 2 | 0024 | QTM2OV | ETM2OV | P1TM2OV | P0TM2OV |
| Symbols (byte) of registers that contain interrupt processing flags | | IRQ1 | IE1 | IP3 | |
| | Reference page | 16-13 | 16-18 | 16-24 | |

For farther details regarding interrupt processing, refer to Chapter 16, "Interrupt Processing Functions".

## 8.6    Timer 3

Timer 3 is an 8-bit auto-reload timer that has a baud rate generator function for SIO6.  And TM3OUT can be used by software as a flag.

### 8.6.1 Timer 3 Configuration

Figure 8-10 shows the timer 3 configuration.



TM3C: General-purpose 8-bit timer 3 counter
TM3R: General-purpose 8-bit timer 3 register
TM3CON: General-purpose 8-bit timer 3 control register

**Figure 8-10  Timer 3 Configuration**

### 8.6.2 Description of Timer 3 Registers

**(1)  General-purpose 8-bit timer 3 counter (TM3C)**

The general-purpose 8-bit timer 3 counter (TM3C) is an 8-bit up-counter. When this counter overflows, an interrupt request is generated and it is loaded with the contents of general-purpose 8-bit timer 3 register (TM3R).  TM3C can also be used as a baud rate generator for SIO6.

TM3C can be read from and written to by the program.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), the contents of TM3C are undefined.

[Note]

Writing a timer value to TM3C causes the same value to also be written to the general-purpose 8-bit timer 3 register (TM3R).

**(2)  General-purpose 8-bit timer 3 register (TM3R)**

The general-purpose 8-bit timer 3 register (TM3R) consists of 8 bits.  This register stores the value to be reloaded into the general-purpose 8-bit timer 3 counter (TM3C).

TM3R can be read from and written to by the program.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), the contents of TM3R are undefined.

**8**

**(3)  General-purpose 8-bit timer 3 control register (TM3CON)**

The general-purpose 8-bit timer 3 control register (TM3CON) consists of 5 bits.  Bits 0 to 2 (TM3C0 to TM3C2) of TM3CON select the timer 3 count clock and bit 3 (TM3RUN) specifies to start or halt the counting. Bit 7 (TM3OUT) is set to the initial level (High or Low) at start-up.  And each time TM3C overflows, the content of bit 7 (TM3OUT) is reversed.

TM3CON can be read from and written to by the program.  However, write operations are invalid for bits 4 to 6.  If read, a value of "1" will always be obtained for bits 4 to 6.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), TM3CON becomes 70H.

Figure 8-11 shows the TM3CON configuration.

[Note]

Just before TM3C overflows, if an SB, RB, XORB or other read-modify-write instruction is performed on TM3CON, then TM3OUT may not operate correctly.

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---|---|---|---|---|---|---|---|---|---|
| TM3CON | TM3OUT | — | — | — | TM3RUN | TM3C2 | TM3C1 | TM3C0 | Address: 0072 [H]<br>R/W access: R/W |
| At reset | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | |

| TM3C | | | Timer 3 count clock |
|---|---|---|---|
| 2 | 1 | 0 | |
| 0 | 0 | 0 | TBCCLK |
| 0 | 0 | 1 | 1/2 TBCCLK |
| 0 | 1 | 0 | 1/4 TBCCLK |
| 0 | 1 | 1 | 1/8 TBCCLK |
| 1 | 0 | 0 | 1/32 TBCCLK |
| 1 | 0 | 1 | 1/256 TBCCLK |
| 1 | 1 | 0 | Prohibited setting |
| 1 | 1 | 1 | Prohibited setting |

| 0 | Timer 3 halt counting |
|---|---|
| 1 | Timer 3 start counting |

| 0 | Low level |
|---|---|
| 1 | High level |

"—" indicates a nonexistent bit.
When read, its value will be "1."

**Figure 8-11  TM3CON Configuration**

[Note]
Do not select a Timer 3 count clock setting that is prohibited.  If a "prohibited setting" is selected, timer 3 will not operate properly.

### 8.6.3 Example of Timer 3-related Register Settings

**(1)    General-purpose 8-bit timer 3 counter (TM3C)**

Set the timer value that will be valid at the start of counting. When writing to TM3C, the same value will also be simultaneously and automatically written to the general-purpose 8-bit timer 3 register (TM3R).

**(2)    General-purpose 8-bit timer 3 register (TM3R)**

This register sets the value to be loaded after general-purpose 8-bit timer 3 counter (TM3C) overflows. If the timer value (TM3C) and the reload value (TM3R) are identical, this register will automatically be set just by setting TM3C. If the values are different or are to be modified, this register must be set explicitly.

**(3)    General-purpose 8-bit timer 3 control register (TM3CON)**

Bits 0 to 2 (TM3C0 to TM3C2) of this register specify the count clock for timer 3. Specify the initial value with bit 7 (TM3OUT). If bit 3 (TM3RUN) is set to "1", timer 3 will begin counting. If reset to "0", timer 3 will halt counting.

**8**

### 8.6.4 Timer 3 Operation

When the TM3RUN bit is set to "1", timer 3 will begin counting upward, running on the count clock selected by TM3CON.  When TM3C overflows, an interrupt request is generated, the contents of TM3R are loaded into TM3C and the TM3OUT is inverted.  This operation is repeated until the TM3RUN bit is reset to "0".  Overflow of TM3C can be used as a baud rate generator for SIO6.  Figure 8-12 shows an operation example (for settings of 1/n counter frequency division ratio 1/1 and 1/4 TBCCLK).



**Figure 8-12  Timer 3 Operation Example**

### 8.6.5 Timer 3 Interrupt

When a timer 3 interrupt factor occurs, the interrupt request flag (QTM3OV) is set to "1". The interrupt request flag (QTM3OV) is located in interrupt request register 1 (IRQ1).

Interrupts can be enabled or disabled by the interrupt enable flag (ETM3OV). The interrupt enable flag (ETM3OV) is located in interrupt enable register 1 (IE1).

Three levels of priority can be set with the interrupt priority setting flags (P0TM3OV and P1TM3OV). The interrupt priority setting flags are located in interrupt priority control register 3 (IP3).

Table 8-7 lists the vector address of the timer 3 interrupt factor and the interrupt processing flags.

**Table 8-7  Timer 3 Vector Address and Interrupt Processing Flags**

| Interrupt factor | Vector address [H] | Interrupt request | Interrupt enable | Priority level | |
|---|---|---|---|---|---|
| | | | | 1 | 0 |
| Overflow of timer 3 | 0026 | QTM3OV | ETM3OV | P1TM3OV | P0TM3OV |
| Symbols (byte) of registers that contain interrupt processing flags | | IRQ1 | IE1 | IP3 | |
| | Reference page | 16-13 | 16-18 | 16-24 | |

**8**

For further details regarding interrupt processing, refer to Chapter 16, "Interrupt Processing Functions".

## 8.7    Timer 4

Timer 4 is an 8-bit auto-reload timer that has a baud rate generator function for SIO1.  And TM4OUT can be used by software as a flag.

### 8.7.1 Timer 4 Configuration

Figure 8-13 shows the timer 4 configuration.



TM4C: General-purpose 8-bit timer 4 counter
TM4R: General-purpose 8-bit timer 4 register
TM4CON: General-purpose 8-bit timer 4 control register

**Figure 8-13  Timer 4 Configuration**

### 8.7.2 Description of Timer 4 Registers

**(1)    General-purpose 8-bit timer 4 counter (TM4C)**
The general-purpose 8-bit timer 4 counter (TM4C) is an 8-bit up-counter. When this counter overflows, an interrupt request is generated and it is loaded with the contents of general-purpose 8-bit timer 4 register (TM4R).  TM4C can also be used as a baud rate generator for SIO1.

TM4C can be read from and written to by the program.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), the contents of TM4C are undefined.

[Note]
   Writing a timer value to TM4C causes the same value to also be written to the general-purpose 8-bit timer 4 register (TM4R).

**(2)    General-purpose 8-bit timer 4 register (TM4R)**
The general-purpose 8-bit timer 4 register (TM4R) consists of 8 bits.  This register stores the value to be reloaded into the general-purpose 8-bit timer 4 counter (TM4C).

TM4R can be read from and written to by the program.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), the contents of TM4R are undefined.

**8**

**(3)    General-purpose 8-bit timer 4 control register (TM4CON)**
The general-purpose 8-bit timer 4 control register (TM4CON) consists of 5 bits.  Bits 0 to 2 (TM4C0 to TM4C2) of TM4CON select the timer 4 count clock and bit 3 (TM4RUN) specifies to start or halt the counting. Bit 7 (TM4OUT) is set to the initial level (High or Low) at start-up.  And each time TM4C overflows, the content of bit 7 (TM4OUT) is reversed.

TM4CON can be read from and written to by the program.  However, write operations are invalid for bits 4 to 6.  If read, a value of "1" will always be obtained for bits 4 to 6.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), TM4CON becomes 70H.

Figure 8-14 shows the TM4CON configuration.

[Note]
   Just before TM4C overflows, if an SB, RB, XORB or other read-modify-write instruction is performed on TM4CON, then TM4OUT may not operate correctly.

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| TM4CON | TM4OUT | — | — | — | TM4RUN | TM4C2 | TM4C1 | TM4C0 |
| At reset | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |

Address: 0076 [H]
R/W access: R/W

| TM4C | | | Timer 4 count clock |
|---|---|---|---|
| 2 | 1 | 0 | |
| 0 | 0 | 0 | TBCCLK |
| 0 | 0 | 1 | 1/2 TBCCLK |
| 0 | 1 | 0 | 1/4 TBCCLK |
| 0 | 1 | 1 | 1/8 TBCCLK |
| 1 | 0 | 0 | 1/32 TBCCLK |
| 1 | 0 | 1 | 1/256 TBCCLK |
| 1 | 1 | 0 | Prohibited setting |
| 1 | 1 | 1 | Prohibited setting |

| 0 | Timer 4 halt counting |
|---|---|
| 1 | Timer 4 start counting |

| 0 | Low level |
|---|---|
| 1 | High level |

"—" indicates a nonexistent bit.
When read, its value will be "1."

**Figure 8-14  TM4CON Configuration**

[Note]
Do not select a timer 4 count clock setting that is prohibited.  If a "prohibited setting" is selected, timer 4 will not operate properly.

### 8.7.3 Example of Timer 4-related Register Settings

**(1)    General-purpose 8-bit timer 4 counter (TM4C)**

Set the timer value that will be valid at the start of counting. When writing to TM4C, the same value will also be written simultaneously and automatically to the general-purpose 8-bit timer 4 register (TM4R).

**(2)    General-purpose 8-bit timer 4 register (TM4R)**

This register sets the value to be loaded after general-purpose 8-bit timer 4 counter (TM4C) overflows. If the timer value (TM4C) and the reload value (TM4R) are identical, this register will automatically be set just by setting TM4C. If the values are different or are to be modified, this register must be set explicitly.

**(3)    General-purpose 8-bit timer 4 control register (TM4CON)**

Bits 0 to 2 (TM4C0 to TM4C2) of this register specify the count clock for timer 4. Specify the initial value with bit 7 (TM4OUT). If bit 3 (TM4RUN) is set to "1", timer 4 will begin counting. If reset to "0", timer 4 will halt counting.

**8**

### 8.7.4 Timer 4 Operation

When the TM4RUN bit is set to "1", timer 4 will begin counting upward, running on the count clock selected by TM4CON.  When TM4C overflows, an interrupt request is generated, the contents of TM4R are loaded into TM4C and the TM4OUT is inverted.  This operation is repeated until the TM4RUN bit is reset to "0".  Overflow of TM4C can be used as a baud rate generator for SIO1.  Figure 8-15 shows an operation example (for settings of 1/n counter frequency division ratio 1/1 and 1/4 TBCCLK).



**Figure 8-15  Timer 4 Operation Example**

### 8.7.5 Timer 4 Interrupt

When a timer 4 interrupt factor occurs, the interrupt request flag (QTM4OV) is set to "1". The interrupt request flag (QTM4OV) is located in interrupt request register 2 (IRQ2).

Interrupts can be enabled or disabled by the interrupt enable flag (ETM4OV). The interrupt enable flag (ETM4OV) is located in interrupt enable register 2 (IE2).

Three levels of priority can be set with the interrupt priority setting flags (P0TM4OV and P1TM4OV). The interrupt priority setting flags are located in interrupt priority control register 5 (IP5).

Table 8-8 lists the vector address of the timer 4 interrupt factor and the interrupt processing flags.

**Table 8-8  Timer 4 Vector Address and Interrupt Processing Flags**

| Interrupt factor | Vector address [H] | Interrupt request | Interrupt enable | Priority level | |
|---|---|---|---|---|---|
| | | | | 1 | 0 |
| Overflow of timer 4 | 0036 | QTM4OV | ETM4OV | P1TM4OV | P0TM4OV |
| Symbols (byte) of registers that contain interrupt processing flags | | IRQ2 | IE2 | IP5 | |
| | Reference page | 16-14 | 16-19 | 16-26 | |

**8**

For further details regarding interrupt processing, refer to Chapter 16, "Interrupt Processing Functions".

## 8.8    Timer 5

Timer 5 is an 8-bit auto-reload timer that has a function for external event input.  And TM5OUT can be used by software as a flag.

### 8.8.1 Timer 5 Configuration

Figure 8-16 shows the timer 5 configuration.



TM5C: General-purpose 8-bit timer 5 counter
TM5R: General-purpose 8-bit timer 5 register
TM5CON: General-purpose 8-bit timer 5 control register
TM5EVT: Timer 5 external event input pin (P10_7)
          (The ML66Q515/ML66514 do not have this pin)

**Figure 8-16  Timer 5 Configuration**

### 8.8.2 Description of Timer 5 Registers

**(1)   General-purpose 8-bit timer 5 counter (TM5C)**

The general-purpose 8-bit timer 5 counter (TM5C) is an 8-bit up-counter. When this counter overflows, an interrupt request is generated and it is loaded with the contents of general-purpose 8-bit timer 5 register (TM5R).

TM5C can be read from and written to by the program.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), contents of TM5C are undefined.

[Note]

Writing a timer value to TM5C causes the same value to also be written to the general-purpose 8-bit timer 5 register (TM5R).

**(2)   General-purpose 8-bit timer 5 register (TM5R)**

The general-purpose 8-bit timer 5 register (TM5R) consists of 8 bits.  This register stores the value to be reloaded into the general-purpose 8-bit timer 5 counter (TM5C).

TM5R can be read from and written to by the program.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), the contents of TM5R are undefined.

**8**

**(3)   General-purpose 8-bit timer 5 control register (TM5CON)**

The general-purpose 8-bit timer 5 control register (TM5CON) consists of 5 bits.  Bits 0 to 2 (TM5C0 to TM5C2) of TM5CON select the timer 5 count clock and bit 3 (TM5RUN) starts or halts the counting. Bit 7 (TM5OUT) is set to the initial level (High or Low) at start-up. The content of bit 7 (TM5OUT) is reversed each time TM5C overflows.

TM5CON can be read from and written to by the program.  However, write operations are invalid for bits 4 to 6.  If read, a value of "1" will always be obtained for bits 4 to 6.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), the contents of TM5CON become 70H.

Figure 8-17 shows the TM5CON configuration.

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---|---|---|---|---|---|---|---|---|---|
| TM5CON | TM5OUT | — | — | — | TM5RUN | TM5C2 | TM5C1 | TM5C0 | Address: 007A [H]  R/W access: R/W |
| At reset | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | |

| TM5C | | | Timer 5 count clock |
|---|---|---|---|
| 2 | 1 | 0 | |
| 0 | 0 | 0 | TBCCLK |
| 0 | 0 | 1 | 1/2 TBCCLK |
| 0 | 1 | 0 | 1/4 TBCCLK |
| 0 | 1 | 1 | 1/8 TBCCLK |
| 1 | 0 | 0 | 1/32 TBCCLK |
| 1 | 0 | 1 | 1/256 TBCCLK |
| 1 | 1 | 0 | * TM5EVT (rising edge) |
| 1 | 1 | 1 | * TM5EVT (falling edge) |

| 0 | Timer 5 halt counting |
|---|---|
| 1 | Timer 5 start counting |

| 0 | Low level |
|---|---|
| 1 | High level |

"—" indicates a nonexistent bit.
When read, its value will be "1."

**Figure 8-17  TM5CON Configuration**

[Notes]

*:  Do not select the count clock setting marked with for the ML66Q515/ML66514.
If the setting above is selected, Timer 5 will not operate properly.

### 8.8.3  Example of Timer 5-related Register Settings

**(1)  Port 10 mode register (P10IO)**

If TM5EVT (event input) is to be used, reset bit 7 (P10IO7) to "0" to configure the port as an input.

**(2)  Port 10 secondary function control register (P10SF)**

If TM5EVT (event input) is to be used, disable or enable the pull-up resistor with bit 7 (P10SF7).

**(3)  General-purpose 8-bit timer 5 counter (TM5C)**

Set the timer value that will be valid at the start of counting. When writing to TM5C, the same value will also be simultaneously and automatically written to the general-purpose 8-bit timer 5 register (TM5R).

**(4)  General-purpose 8-bit timer 5 register (TM5R)**

This register sets the value to be loaded after general-purpose 8-bit timer 5 counter (TM5C) overflows. If the timer value (TM5C) and the reload value (TM5R) are identical, this register will automatically be set just by setting TM5C. If the values are different or are to be modified, this register must be set explicitly.

**8**

**(5)  General-purpose 8-bit timer 5 control register (TM5CON)**

Bits 0 to 2 (TM5C0 to TM5C2) of this register specify the count clock for timer 5. The initial level (High or Low) is set to bit 7 (TM5OUT). If bit 3 (TM5RUN) is set to "1", timer 5 will begin counting. If reset to "0", timer 5 will halt counting.

### 8.8.4 Timer 5 Operation

When the TM5RUN bit is set to "1", timer 5 will begin counting upward, running on the count clock selected by TM5CON.  If external event input is selected as the count clock, timer 5 can also be used as an event counter.  When TM5C overflows, an interrupt request is generated, the contents of TM5R are loaded into TM5C and TM5OUT is inverted.  This operation is repeated until the TM5RUN bit is reset to "0".  Figure 8-18 shows an operation example (for settings of 1/n counter frequency division ratio 1/1 and 1/4 TBCCLK).



**Figure 8-18  Timer 5 Operation Example**

[Note]
Set the minimum pulse width of the external event input longer than 1 CPU clock (CPUCLK).  The external event input signal is sampled at the falling edge of the CPUCLK to create the count clock for the timer.

### 8.8.5 Timer 5 Interrupt

When a timer 5 interrupt factor occurs, the interrupt request flag (QTM5OV) is set to "1". The interrupt request flag (QTM5OV) is located in interrupt request register 3 (IRQ3).

Interrupts can be enabled or disabled by the interrupt enable flag (ETM5OV).  The interrupt enable flag (ETM5OV) is located in interrupt enable register 3 (IE3).

Three levels of priority can be set with the interrupt priority setting flags (P0TM5OV and P1TM5OV).  The interrupt priority setting flags are located in interrupt priority control register 6 (IP6).

Table 8-9 lists the vector address of the timer 5 interrupt factor and the interrupt processing flags.

#### Table 8-9  Timer 5 Vector Address and Interrupt Processing Flags

| Interrupt factor | Vector address [H] | Interrupt request | Interrupt enable | Priority level | |
|---|---|---|---|---|---|
| | | | | 1 | 0 |
| Overflow of timer 5 | 003A | QTM5OV | ETM5OV | P1TM5OV | P0TM5OV |
| Symbols (byte) of registers that contain interrupt processing flags | | IRQ3 | IE3 | IP6 | |
| | Reference page | 16-15 | 16-20 | 16-27 | |

**8**

For further details regarding interrupt processing, refer to Chapter 16, "Interrupt Processing Functions".

## 8.9   Timer 6

Timer 6 is an 8-bit auto-reload timer that has two operating modes, auto-reload timer mode and watchdog timer (WDT) mode.  If the counter overflows during the WDT mode, the system will be reset.

### 8.9.1 Timer 6 Configuration

Figure 8-19 shows the timer 6 configuration.



TM6C: General-purpose 8-bit timer 6 counter
TM6R: General-purpose 8-bit timer 6 register
TM6CON: General-purpose 8-bit timer 6 control register
MODWDT: WDT mode setting signal

**Figure 8-19  Timer 6 Configuration**

### 8.9.2 Description of Timer 6 Registers

**(1)    General-purpose 8-bit timer 6 counter (TM6C)**
The general-purpose 8-bit timer 6 counter (TM6C) is an 8-bit up-counter.

- During auto-reload timer mode
  When an interrupt request is generated due to overflow of the counter, the contents of general-purpose 8-bit timer 6 register (TM6R) are loaded into TM6C.

- During WDT mode
  Counter overflow causes the system to be reset.  When starting or initializing WDT, a special write operation to TM6C is necessary (so that WDT will not be easily initialized by an out-of-control program).  The count value can be read during WDT operation, but once WDT is started, it is not possible to write to TM6C.

At reset (due to a $\overline{\text{RES}}$ input, BRK instruction execution, watchdog timer overflow, or opcode trap), the contents of TM6C are undefined.

[Note]
  Writing a timer value to TM6C causes the same value to be also written to general-purpose 8-bit timer 6 register (TM6R).

**8**

**(2)    General-purpose 8-bit timer 6 register (TM6R)**
The general-purpose 8-bit timer 6 register (TM6R) consists of 8 bits.  This register stores the value to be reloaded into the general-purpose 8-bit timer 6 counter (TM6C).

During the auto-reload timer mode, the program can read from and write to TM6R.  During the WDT mode, TM6R is read-only.

At reset (due to a $\overline{\text{RES}}$ input, BRK instruction execution, watchdog timer overflow, or opcode trap), the contents of TM6R are undefined.

**(3)    General-purpose 8-bit timer 6 control register (TM6CON)**
The general-purpose 8-bit timer 6 control register (TM6CON) consists of 7 bits.

During the auto-reload timer mode, the program can read from and write to TM6CON. However, write operations are invalid for bits 4 to 6.  If read, a value of "1" will always be obtained for bit 4.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), TM6CON becomes 10H.
Figure 8-20 shows the TM6CON configuration.

[Description of each bit]
- WDTC0 to WDTC2 (bits 0 to 2)
  WDTC0 to WDTC2 specify the count clock for timer 6.

- ATMRUN (bit 3)
  During the auto-reload timer mode, ATMRUN specifies whether the count is running or halted.

  During the WDT mode, the value that has been written will be read.

- WDTRUN (bit 5)
  This read-only flag is read as "1" during counting in the WDT mode.  With this flag, it is possible to determine whether the count operation in the WDT mode has started.

- WDTLDE (bit 6)
  During the WDT mode, WDT is initialized within a fixed period by loading the value of TM6R into TM6C.  This load operation (WDT initialization) is performed by alternately writing "n3H" and "nCH" (where n is an arbitrary value from 0 to F) to TM6C.

  WDTLDE is a read-only flag used during initialization to determine whether the next value to be written to TM6C will be "n3H" or "nCH".

- MODWDT (bit 7)
  This bit specifies the timer 6 operating mode (auto-reload timer mode or WDT mode).

[Note]
  Before setting MODWDT to "1" to enter the WDT mode, set the WDT overflow period with TM6C, TM6R and TM6CON (WDTC0 to WDTC2).  It is not possible to modify the period once MODWDT is set to "1" and the WDT mode is entered.  (Writes become invalid).

  Since MODWDT is located within TM6CON, byte instructions can be used to simultaneously write to MODWDT and WDTC0 through WDTC2.

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| TM6CON | MODWDT | WDTLDE | WDTRUN | — | ATMRUN | WDTC2 | WDTC1 | WDTC0 |
| At reset | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |

Address: 007E [H]
R/W access: R/W

| WDTC | | | Timer 6 count clock |
|---|---|---|---|
| 2 | 1 | 0 | |
| 0 | 0 | 0 | 1/8 TBCCLK |
| 0 | 0 | 1 | 1/16 TBCCLK |
| 0 | 1 | 0 | 1/32 TBCCLK |
| 0 | 1 | 1 | 1/64 TBCCLK |
| 1 | 0 | 0 | 1/128 TBCCLK |
| 1 | 0 | 1 | 1/256 TBCCLK |
| 1 | 1 | 0 | 1/1024 TBCCLK |
| 1 | 1 | 1 | 1/4096 TBCCLK |

| 0 | Timer 6 halt counting |
|---|---|
| 1 | Timer 6 start counting |

| 0 | WDT count halted (read-only) |
|---|---|
| 1 | WDT count in progress (read-only) |

| 0 | Initialize by writing n3H (read-only) |
|---|---|
| 1 | Initialize by writing nCH (read-only) |

| 0 | Auto-reload timer mode |
|---|---|
| 1 | WDT mode |

"—" indicates a nonexistent bit.
When read, its value will be "1."

**Figure 8-20  TM6CON Configuration**

### 8.9.3 Example of Timer 6-related Register Settings

• **Auto-reload timer mode settings**

**(1)    General-purpose 8-bit timer 6 counter (TM6C)**
Set the timer value that will be valid at the start of counting. When writing to TM6C, the same value will also be simultaneously and automatically written to the general-purpose 8-bit timer 6 register (TM6R).

**(2)    General-purpose 8-bit timer 6 register (TM6R)**
This register sets the value to be loaded after general-purpose 8-bit timer 6 counter (TM6C) overflows. If the timer value (TM6C) and the reload value (TM6R) are identical, this register will automatically be set just by setting TM6C.  If the values are different or are to be modified, this register must be set explicitly.

**(3)    General-purpose 8-bit timer 6 control register (TM6CON)**
Bits 0 to 2 (WDTC0 to WDTC2) of this register specify the count clock for timer 6.  If bit 3 (ATMRUN) is set to "1", timer 6 will begin counting.  If reset to "0", timer 6 will halt counting.

• **Watchdog timer (WDT) mode settings**

**(1)    General-purpose 8-bit timer 6 register (TM6R)**
This register sets the value to be loaded into general-purpose 8-bit timer 6 counter (TM6C).

**(2)    General-purpose 8-bit timer 6 control register (TM6CON)**
(i) Specify the count clock for timer 6 with bits 0 to 2 (WDTC0 to WDTC2) of this register.

(ii) Set bit 7 (MODWDT) to "1" to enter the WDT mode.

(Settings (i) and (ii) can be performed simultaneously by using a byte instruction such as MOVB)

**(3)    General-purpose 8-bit timer 6 counter (TM6C)**
Write the WDT activation code, "n3H", to start WDT counting.

(At this time, the contents of TM6C are not modified.  "n3H" is only used to activate WDT.)

Thereafter, WDT is initialized by alternately writing "nCH" and "n3H" before overflow. WDTLDE (bit 6) of TM6CON can be read to determine whether the value to be written for the next initialization is "nCH" or "n3H". "WDT initialization" is defined as loading the value of TM6R into TM6C.  (n is an arbitrary value from 0 to F.)

### 8.9.4 Timer 6 Operation

- **Auto-reload timer mode**

    When the MODWDT bit in TM6CON is reset to "0", the mode changes to the auto-reload timer mode.  If the ATMRUN bit is set to "1", timer 6 will begin counting upward, running on the count clock selected by TM6CON.  When TM6C overflows, an interrupt request is generated and the contents of TM6R are loaded into TM6C. This operation is repeated until the ATMRUN bit is reset to "0".  Figure 8-21 shows an operation example (for settings of 1/n counter frequency division ratio 1/1 and 1/8 TBCCLK).



**Figure 8-21  Timer 6 Operation (During Auto-Reload Timer Mode)**

- **Watchdog timer (WDT) mode**

    When the MODWDT bit in TM6CON is set to "1", the mode changes to the WDT mode. Once the WDT mode is set, it is not possible to return to the auto-reload timer mode until the system is reset.  In the WDT mode, writing "n3H" to TM6C will cause the WDT count operation to begin.  Thereafter, alternately writing "nCH" and "n3H" by the program will cause the contents of TM6R to be loaded into TM6C and initialize WDT.

    If WDT initialization is not implemented within the fixed amount of time set by the count clock and the reload value, then TM6C will overflow and the system will be reset.  To process a system reset, the branch address (2 bytes) stored in addresses 0004 to 0005 (vector address for reset by WDT) is loaded into the program counter.

    The time (tWDT) until TM6C overflows can be expressed by the below equation, where f [MHz] is the fundamental clock (CPUCLK), T is the TM6C count clock (divided value of TBCCLK), n is the divisor for the 1/n counter at the TBC front stage, and R is the value of TM6R.

$$t_{WDT} = (1/f) \times T \times n \times (256 - R) \quad [\mu s] \quad (R: 0 \text{ to } 255)$$

    Figure 8-22 shows timing diagrams of an out-of-control program and detection by WDT. Figure 8-23 shows an example of an out-of-control program.

Direction of program execution

| TM6C contents | Write n3H WDT starts | Write nCH TM6R→TM6C | Write n3H TM6R→TM6C | Write nCH TM6R→TM6C |

OVF

TM6R

t

Within tWDT    Within tWDT    Within tWDT

(a) Correct program execution

Direction of program execution

| TM6C contents | Write n3H WDT starts | Write nCH TM6R→TM6C |

OVF

TM6C overflows
(System reset by WDT)

TM6R

t

tWDT

(b) Program runs out-of-control

**Figure 8-22  Timing Diagram of Out-of-Control Program Detection**

(a) Execution of writing nCH only

(b) Execution of writing n3H only



(c) No writing to TM6C

**Figure 8-23 Example of Out-of-Control Program Detection**

### 8.9.5 Timer 6 Interrupt (During Auto-Reload Timer Mode)

When a timer 6 interrupt factor occurs (during the auto-reload timer mode), the interrupt request flag (QTM6OV) is set to "1".  The interrupt request flag (QTM6OV) is located in interrupt request register 3 (IRQ3).

Interrupts can be enabled or disabled by the interrupt enable flag (ETM6OV).  The interrupt enable flag (ETM6OV) is located in interrupt enable register 3 (IE3).

Three levels of priority can be set with the interrupt priority setting flags (P0TM6OV and P1TM6OV).  The interrupt priority setting flags are located in interrupt priority control register 7 (IP7).

Table 8-10 lists the vector address of the timer 6 interrupt factor and the interrupt processing flags.

**Table 8-10  Timer 6 Vector Address and Interrupt Processing Flags**

| Interrupt factor | Vector address [H] | Interrupt request | Interrupt enable | Priority level | |
|---|---|---|---|---|---|
| | | | | 1 | 0 |
| Overflow of timer 6 | 0042 | QTM6OV | ETM6OV | P1TM6OV | P0TM6OV |
| Symbols (byte) of registers that contain interrupt processing flags | | IRQ3 | IE3 | IP7 | |
| | Reference page | 16-15 | 16-20 | 16-28 | |

For further details regarding interrupt processing, refer to Chapter 16, "Interrupt Processing Functions".

## 8.10  Timer 9

Timer 9 is an 8-bit auto-reload timer that has the function for clock output for PWM.  And TM9OUT can be used by software as a flag.

### 8.10.1 Timer 9 Configuration

Figure 8-24 shows the timer 9 configuration.



TM9C: General-purpose 8-bit timer 9 counter
TM9R: General-purpose 8-bit timer 9 register
TM9CON: General-purpose 8-bit timer 9 control register

**Figure 8-24  Timer 9 Configuration**

## 8.10.2 Description of Timer 9 Registers

**(1)    General-purpose 8-bit timer 9 counter (TM9C)**

The general-purpose 8-bit timer 9 counter (TM9C) is an 8-bit up-counter. When this counter overflows, an interrupt request is generated and it is loaded with the contents of general-purpose 8-bit timer 9 register (TM9R).  This counter can also be used as a clock for PWM.

TM9C can be read from and written to by the program.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), the contents of TM9C are undefined.

[Note]

Writing a timer value to TM9C causes the same value to also be written to the general-purpose 8-bit timer 9 register (TM9R).

**(2)    General-purpose 8-bit timer 9 register (TM9R)**

The general-purpose 8-bit timer 9 register (TM9R) consists of 8 bits.  This register stores the value to be reloaded into the general-purpose 8-bit timer 9 counter (TM9C).

TM9R can be read from and written to by the program.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), the contents of TM9R are undefined.

**(3)    General-purpose 8-bit timer 9 control register (TM9CON)**

The general-purpose 8-bit timer 9 control register (TM9CON) consists of 5 bits.  Bits 0 to 2 (TM9C0 to TM9C2) of TM9CON select the timer 9 count clock and bit 3 (TM9RUN) specifies to start or halt the counting.  Bit 7 (TM9OUT) is set to the initial level (High or Low) at start-up.  And each time TM9C overflows, the content of bit 7 (TM9OUT) is reversed.

TM9CON can be read from and written to by the program.  However, write operations are invalid for bits 4 to 6.  If read, a value of "1" will always be obtained for bits 4 to 6.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), TM9CON becomes 70H.

Figure 8-25 shows the TM9CON configuration.

[Note]

Just before TM9C overflows, if an SB, RB, XORB or other read-modify-write instruction is performed on TM9CON, then TM9OUT may not operate correctly.

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---|---|---|---|---|---|---|---|---|---|
| TM9CON | TM9OUT | — | — | — | TM9RUN | TM9C2 | TM9C1 | TM9C0 | Address: 00CE [H] |
| At reset | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | R/W access: R/W |

| TM9C | | | Timer 9 count clock |
|---|---|---|---|
| 2 | 1 | 0 | |
| 0 | 0 | 0 | TBCCLK |
| 0 | 0 | 1 | 1/2 TBCCLK |
| 0 | 1 | 0 | 1/4 TBCCLK |
| 0 | 1 | 1 | 1/8 TBCCLK |
| 1 | 0 | 0 | 1/32 TBCCLK |
| 1 | 0 | 1 | 1/256 TBCCLK |
| 1 | 1 | 0 | Prohibited setting |
| 1 | 1 | 1 | Prohibited setting |

| 0 | Timer 9 halt counting |
|---|---|
| 1 | Timer 9 start counting |

| 0 | Low level |
|---|---|
| 1 | High level |

"—" indicates a nonexistent bit.
When read, its value will be "1."

**8**

**Figure 8-25  TM9CON Configuration**

[Note]
  Do not select a Timer 9 count clock setting that is prohibited.  If a "prohibited setting is selected, Timer 9 does not operate properly.

### 8.10.3  Example of Timer 9-related Register Settings

**(1)     General-purpose 8-bit timer 9 counter (TM9C)**

Set the timer value that will be valid at the start of counting.  When writing to TM9C, the same value will also be simultaneously and automatically written to the general-purpose 8-bit timer 9 register (TM9R).

**(2)     General-purpose 8-bit timer 9 register (TM9R)**

This register sets the value to be loaded after general-purpose 8-bit timer 9 counter (TM9C) overflows.  If the timer value (TM9C) and the reload value (TM9R) are identical, this register will automatically be set just by setting TM9C.  If the values are different or are to be modified, this register must be set explicitly.

**(3)     General-purpose 8-bit timer 9 control register (TM9CON)**

Bits 0 to 2 (TM9C0 to TM9C2) of this register specify the count clock for timer 9.  Specify the initial value with bit 7 (TM9OUT).  If bit 3 (TM9RUN) is set to "1", timer 9 will begin counting.  If reset to "0", timer 9 will halt counting.

### 8.10.4  Timer 9 Operation

When the TM9RUN bit is set to "1", timer 9 will begin counting upward, running on the count clock selected by TM9CON.  When TM9C overflows, an interrupt request is generated, the contents of TM9R are loaded into TM9C and the TM9OUT is inverted.  This operation is repeated until the TM9RUN bit is reset to "0".  Overflow of TM9C can be used as the clock output for PWM.  Figure 8-26 shows an operation example (for settings of 1/n counter frequency division ratio 1/1and 1/4 TBCCLK).



**Figure 8-26  Timer 9 Operation Example**

### 8.10.5 Timer 9 Interrupt

When a timer 9 interrupt factor occurs, the interrupt request flag (QTM9OV) is set to "1". The interrupt request flag (QTM9OV) is located in interrupt request register 4 (IRQ4).

Interrupts can be enabled or disabled by the interrupt enable flag (ETM9OV). The interrupt enable flag (ETM9OV) is located in interrupt enable register 4 (IE4).

Three levels of priority can be set with the interrupt priority setting flags (P0TM9OV and P1TM9OV). The interrupt priority setting flags are located in interrupt priority control register 9 (IP9).

Table 8-11 lists the vector address of the timer 9 interrupt factor and the interrupt processing flags.

**Table 8-11  Timer 9 Vector Address and Interrupt Processing Flags**

| Interrupt factor | Vector address [H] | Interrupt request | Interrupt enable | Priority level | |
|---|---|---|---|---|---|
| | | | | 1 | 0 |
| Overflow of timer 9 | 0072 | QTM9OV | ETM9OV | P1TM9OV | P0TM9OV |
| Symbols (byte) of registers that contain interrupt processing flags | | IRQ4 | IE4 | IP9 | |
| | Reference page | 16-16 | 16-21 | 16-30 | |

For further details regarding interrupt processing, refer to Chapter 16, "Interrupt Processing Functions".

# Capture/Compare Timer

**9**

# 9.  Capture/Compare Timer

## 9.1  Overview

The ML66517 family has the following built-in modules that function as capture/compare timers.

- Digital filter equipped capture module:  2 channels
- Compare out module (for 3-phase PWM use):  1 channel
- Capture/compare out module:  2 channels

The digital filter equipped capture module uses a digital filter to minimize the effects of noise, and can be used for pulse width and periodic measurements in the same manner as the capture mode of the capture/compare out module. The compare out mode of the capture/ compare module can be used in such applications as the pulse output for real-time control. Modes can be selected individually for each of the 2 channels of the capture/compare out module.

The compare out module (for 3-phase PWM use) is used with 3-phase PWM. Refer to Chapter 10, "3-Phase PWM Function" for the usage method.

## 9.2  Capture/Compare Timer Configuration

Figure 9-1 shows the capture/compare timer configuration. A counter unit with a 16-bit free running counter (FRC) is common to all modules. The output of this counter (16 bits) is input to each module.



**Figure 9-1  Capture/Compare Timer Configuration**

## 9.3  Capture/Compare Timer Registers

Table 9-1 lists a summary of SFRs for control of the capture/compare timers.

**Table 9-1  Summary of SFRs for Capture/Compare Timer Control**

| Address [H] | Name | Symbol (byte) | Symbol (word) | R/W | 8/16 Operation | Initial value [H] | Reference page |
|---|---|---|---|---|---|---|---|
| 0040 0041 | Free running counter | — | FRC | R/W | 16 | 0000 | 9-3 |
| 0042 0043 | Capture register 0 | — | CAPR0 | R | 16 | Undefined | 9-6 |
| 0044 0045 | Capture register 1 | — | CAPR1 | R | 16 | Undefined | 9-6 |
| 0046 0047 | Compare register | — | CMPR | R/W | 16 | 0000 | 9-9 |
| 0048 0049 | Capture/compare register 0 | — | CPCMR0 | R/W | 16 | 0000 | 9-11 |
| 004A 004B | Capture/compare register 1 | — | CPCMR1 | R/W | 16 | 0000 | 9-11 |
| 004C 004D | Capture/compare buffer register 0 | — | CPCMBFR0 | R/W | 16 | 0000 | 9-11 |
| 004E 004F | Capture/compare buffer register 1 | — | CPCMBFR1 | R/W | 16 | 0000 | 9-11 |
| 0050 | Free running counter control register | FRCON | — | R/W | 8 | F0 | 9-4 |
| 0051 | Capture control register 0 | CAPCON0 | — | R/W | 8 | C0 | 9-6 |
| 0052 | Capture control register 1 | CAPCON1 | — | R/W | 8 | C0 | 9-6 |
| 0053 | Capture interrupt control register | CAPINT | — | R/W | 8 | F0 | 9-8 |
| 0054 | Capture/compare control register | CPCMCON | — | R/W | 8 | C0 | 9-12 |
| 0055 | Compare control register 0 | CMPCON0 | — | R/W | 8 | F8 | 9-13 |
| 0056 | Compare control register 1 | CMPCON1 | — | R/W | 8 | F8 | 9-13 |
| 0057 | Capture/compare interrupt control register | CPCMINT | — | R/W | 8 | F0 | 9-14 |
| 0059 | External interrupt control register 1 | EXI1CON | — | R/W | 8 | 00/55 | 15-3 |

[Notes]

1.  For details, refer to Chapter 20, "Special Function Registers (SFRs)".

2.  The initial value of external interrupt control register 1 (EXI1CON) is different for the ICE than for this chip. When the ICE is reset, the value becomes 00H, and when this chip is reset, the value becomes 55H. If the capture/compare timer is to be used, 55H must be written after reset.

## 9.4  16-Bit Free Running Counter (FRC)

A 16-bit free running counter (FRC) is used as the counter unit of the compare/capture timer.

### 9.4.1 16-Bit Free Running Counter Configuration

Figure 9-2 shows the 16-bit free running counter configuration.

**Figure 9-2  16-Bit Free Running Counter Configuration**

### 9.4.2 Description of 16-bit Free Running Counter Registers

#### (1)    16-bit free running counter (FRC)

The 16-bit free running counter (FRC) is a 16-bit up-counter. Counter overflow causes an interrupt request to be generated and the counter to be cleared to "0".

The program can read from and write to FRC.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), FRC becomes 0000H.

**(2)    Free running counter control register (FRCON)**

The free running counter control register (FRCON) consists of 4 bits. FRCON selects the count clock for the free running counter (FRC) and operates/stops the counter. Bits 0 to 2 (FRCK0 to FRCK2) select the FRC count clock and bit 3 (FRRUN) specifies whether to operate or stop the counter.

The program can read from and write to FRCON. However, write operations are invalid for the upper 4 bits. If read, a value of "1" will always be obtained for the upper 4 bits.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), FRCON becomes F0H, TBCCLK is selected for the FRC count clock, and counting is halted.

Figure 9-3 shows the FRCON configuration.

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---|---|---|---|---|---|---|---|---|---|
| FRCON | — | — | — | — | FRRUN | FRCK2 | FRCK1 | FRCK0 | Address: 0050 [H] R/W access: R/W |
| At reset | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | |

| FRCK 2 | 1 | 0 | FRC count clock |
|---|---|---|---|
| 0 | 0 | 0 | TBCCLK |
| 0 | 0 | 1 | 1/2 TBCCLK |
| 0 | 1 | 0 | 1/4 TBCCLK |
| 0 | 1 | 1 | 1/8 TBCCLK |
| 1 | 0 | 0 | 1/16 TBCCLK |
| 1 | 0 | 1 | 1/32 TBCCLK |
| 1 | 1 | 0 | 1/64 TBCCLK |
| 1 | 1 | 1 | 1/128 TBCCLK |

| 0 | Stop FRC counting |
|---|---|
| 1 | Operate FRC counting |

"—" indicates a nonexistent bit.
If read, its value will be "1".

**Figure 9-3  FRCON Configuration**

## 9.5 Digital Filter Equipped Capture Modules (CAPF0, CAPF1)

Two capture modules equipped with 3/4 digital filters are available for use with the capture/compare timers. The configuration of the two capture modules is identical with the only difference being the address of registers in the SFR area.

Since the capture modules operate even while the free running counter (FRC) is stopped, they can also be used as external interrupt inputs with digital filters.

### 9.5.1 Digital Filter Equipped Capture Module Configuration

Figure 9-4 shows the configuration of the digital filter equipped capture module.



FRC: free running counter (16 bits)
CAPRn: Capture register (16 bits)
CAPCONn: Capture control register
CAPFn: Capture input pin (P17_0, P17_1)

**Figure 9-4  Digital Filter Equipped Capture Module Configuration**

### 9.5.2 Description of Digital Filter Equipped Capture Module Registers

**(1)    Capture registers (CAPR0, CAPR1)**

The capture registers (CAPR0, CAPR1) consist of 16 bits. If the edge specified as valid is input to a CAPFn pin, a capture event is generated, and at the same time, the contents of the free running counter (FRC) are loaded into CAPRn (n = 0, 1).

CAPR0 and CAPR1 can only be read by the program. Write operations are invalid.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), CAPR0 and CAPR1 are undetermined.

**(2)    Capture control registers (CAPCON0, CAPCON1)**

The capture control registers (CAPCON0, CAPCON1) consist of 6 bits. CAPCONn specifies the input settings for the capture module. Bits 0 to 2 (DFnCK) specify the sampling clock for the digital filter, and bit 3 operates/stops the digital filter. Bits 4 and 5 (CAPnE0, CAPnE1) specify the valid edge of the signal input to the CAPFn pin.

During operation of the digital filter, since the valid edge input to the CAPFn pin is filtered, the generation of capture events is actually delayed by 3 to 4 sampling clock periods. With consideration of the noise pulse width to be suppressed, responsiveness and so on, set the frequency of the sampling clock of the digital filter.

The program can read from and write to CAPCON0 and CAPCON1. However, write operations are invalid for the upper 2 bits. If read, the upper 2 bits are always "1".

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), CAPCON0 and CAPCON1 become C0H, the digital filter is stopped, and capture input invalid is specified.

Figure 9-5 shows the configuration of CAPCON0 and CAPCON1.

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| CAPCONn | — | — | CAPnE1 | CAPnE0 | DFnRUN | DFnCK2 | DFnCK1 | DFnCK0 |
| At reset | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |

Address: 0051 [H] (CAPCON0)
Address: 0052 [H] (CAPCON1)
R/W access: R/W

| DFnCK | | | Digital filter |
|---|---|---|---|
| 2 | 1 | 0 | sampling clock |
| 0 | 0 | 0 | TBCCLK |
| 0 | 0 | 1 | 1/2 TBCCLK |
| 0 | 1 | 0 | 1/4 TBCCLK |
| 0 | 1 | 1 | 1/8 TBCCLK |
| 1 | 0 | 0 | 1/16 TBCCLK |
| 1 | 0 | 1 | 1/32 TBCCLK |
| 1 | 1 | 0 | 1/64 TBCCLK |
| 1 | 1 | 1 | 1/128 TBCCLK |

| 0 | Stop digital filter |
|---|---|
| 1 | Operate digital filter |

| CAPnE | | Valid edge of CAPFn |
|---|---|---|
| 1 | 0 | |
| 0 | 0 | Input invalid |
| 0 | 1 | Falling edge |
| 1 | 0 | Rising edge |
| 1 | 1 | Both edges |

"—" indicates a nonexistent bit.
If read, its value will be "1".
(n = 0, 1)

**Figure 9-5  CAPCON0, CAPCON1 Configuration**

9

**(3)**　**Capture interrupt control register (CAPINT)**

The capture interrupt control register (CAPINT) consists of 4 bits. Since the 2 capture modules share a single interrupt vector, the generation of capture events for CAPF0 can be distinguished by bit 0 (INTCAP0), and the generation of capture events for CAPF1 can be distinguished by bit 1 (INTCAP1). The generation of a capture event causes bit 0 or bit 1 to be set to "1". Bit 2 (CAPIE0) and bit 3 (CAPIE1) enable or disable the generation of interrupt requests due to capture events of the capture modules.

The program can read from and write to CAPINT. However, write operations are invalid for the upper 4 bits. If read, the upper 4 bits are always "1".

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), CAPINT becomes F0H and interrupt requests due to CAPF0 and CAPF1 capture events are disabled.

Figure 9-6 shows the configuration of CAPINT.

[Note]

Once bit 0 (INTCAP0) and bit 1 (INTCAP1) of CAPINT are set to "1", they are not reset to "0" by the hardware. Therefore, reset these bits to "0" with the program.

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---|---|---|---|---|---|---|---|---|---|
| CAPINT | — | — | — | — | CAPIE1 | CAPIE0 | INTCAP1 | INTCAP0 | Address:  0053 [H]  R/W access:  R/W |
| At reset | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | |

| | |
|---|---|
| 0 | CAPF0 capture event generation:  no |
| 1 | CAPF0 capture event generation:  yes |

| | |
|---|---|
| 0 | CAPF1 capture event generation:  no |
| 1 | CAPF1 capture event generation:  yes |

| | |
|---|---|
| 0 | Disable interrupt generation due to INTCAP0 |
| 1 | Enable interrupt generation due to INTCAP0 |

| | |
|---|---|
| 0 | Disable interrupt generation due to INTCAP1 |
| 1 | Enable interrupt generation due to INTCAP1 |

"—" indicates a nonexistent bit.
If read, its value will be "1".

**Figure 9-6  CAPINT Configuration**

## 9.6  Compare Out Module (CMP)

A compare out module is provided with the capture/compare timer to output a compare match signal to 3-phase PWM. The start of counting by the free running counter (FRC) also causes the compare out module to begin operation.

### 9.6.1 Compare Out Module Configuration

Figure 9-7 shows the configuration of the compare out module.



FRC:  Free running counter (16 bits)
CMPR:  Compare register (16 bits)

**9**

**Figure 9-7  Compare Out Module Configuration**

### 9.6.2 Description of Compare Out Module Register

### (1)  Compare out register (CMPR)

The compare out register (CMPR) consists of 16 bits. The value of the CMPR is continuously compared to the value of the free running counter (FRC). If the CMPR and FRC values match, the compare match signal is output to 3-phase PWM.

The program can read from and write to CMPR.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), CMPR becomes 0000H.

## 9.7 Capture/Compare Out Modules (CPCMF0, CPCMF1)

Each capture/compare timer is provided with two capture/compare out modules. The configuration of the two modules is identical with the only difference being the address of registers in the SFR area.

During the compare out mode, the start of counting by the free running counter (FRC) also causes the capture/compare out module to begin operation. During the capture mode, since the modules operate even while the free running counter (FRC) is stopped, they can be used as external interrupt inputs.

### 9.7.1 Capture/Compare Out Module Configuration

Figure 9-8 shows the capture/compare out module configuration.



FRC: free running counter (16 bits)
CPCMRn: Capture/compare register (16 bits)
CPCMBFRn: Capture/compare buffer register (16 bits)
CPCMCON: Capture compare control register
CMPSBFn: Compare out sub-buffer bit
CMPBFn: Compare out buffer bit
CMPOUTn: Compare out bit
CPCMFn: Capture input/compare output pin (P17_2, P17_3)

**Figure 9-8  Capture/Compare Out Module Configuration**

### 9.7.2 Description of Capture/Compare Out Module Registers

**(1)  Capture/compare registers (CPCMR0, CPCMR1)**
The capture/compare registers (CPCMR0, CPCMR1) consist of 16 bits. In the compare out mode, CPCMRn is continuously compared to the value of the free running counter (FRC). In the capture mode, when the edge specified as valid is input to a CPCMFn pin, a capture event interrupt is generated, and at the same time, the contents of the free running counter (FRC) are loaded into CPCMRn (n = 0, 1).

The program can read from and write to CPCMR0 and CPCMR1.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), CPCMR0 and CPCMR1 become 0000H.

**(2)  Capture/compare buffer registers (CPCMBFR0, CPCMBFR1)**
The capture/compare buffer registers (CPCMBFR0, CPCMBFR1) consist of 16 bits. During the compare out mode, if the value specified in CPCMRn matches the value of the free running counter (FRC), the value set in CPCMBFRn is loaded into CPCMRn (n = 0, 1).

The program can read from and write to CPCMBFR0 and CPCMBFR1.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), CPCMBFR0 and CPCMBFR1 become 0000H.

**9**

**(3)   Capture/compare control register (CPCMCON)**

The capture/compare control register (CPCMCON) consists of 6 bits. CPCMCON specifies the operating mode of the capture/compare out module, and during the capture mode, specifies the valid edge of the signal input to the CPCMF0 and CPCMF1 pins. Bits 0 and 1 (CP0E0, CP0E1) specify the valid edge of the signal input to the CPCMF0 pin. Bits 2 and 3 (CP1E0, CP1E1) specify the valid edge of the signal input to the CPCMF1 pin. Bit 4 (CP0MD) specifies the CPCMF0 operating mode and bit 5 (CP1MD) specifies the CPCMF1 operating mode.

The program can read from and write to CPCMCON. However, write operations are invalid for the upper 2 bits. If read, the value of the upper 2 bits is always "1".

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), CPCMCON becomes C0H, CPCMF0 and CPCMF1 are set to the compare out mode, and capture input invalid is specified.

Figure 9-9 shows the CPCMCON configuration.

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| CPCMCON | — | — | CP1MD | CP0MD | CP1E1 | CP1E0 | CP0E1 | CP0E0 |
| At reset | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |

Address:  0054 [H]
R/W access:  R/W

| CP0E | | Valid edge during CPCMF0 capture mode |
|---|---|---|
| 1 | 0 | |
| 0 | 0 | Input invalid |
| 0 | 1 | Falling edge |
| 1 | 0 | Rising edge |
| 1 | 1 | Both edges |

| CP1E | | Valid edge during CPCMF1 capture mode |
|---|---|---|
| 1 | 0 | |
| 0 | 0 | Input invalid |
| 0 | 1 | Falling edge |
| 1 | 0 | Rising edge |
| 1 | 1 | Both edges |

| CP0MD | CPCMF0 operating mode |
|---|---|
| 0 | Compare out mode |
| 1 | Capture mode |

| CP1MD | CPCMF1 operating mode |
|---|---|
| 0 | Compare out mode |
| 1 | Capture mode |

"—" indicates a nonexistent bit.
If read, its value will be "1".

**Figure 9-9  CPCMCON Configuration**

**(4)    Compare control registers (CMPCON0, CMPCON1)**

The compare control registers (CMPCON0, CMPCON1) consist of 3 bits. In the compare out mode, if CPCMRn matches the value of the free running counter (FRC), the contents of CMPBFn (bit 1) are loaded into CMPOUTn (bit 0). At the same time, the contents of CMPSBFn (bit 2) are loaded into CMPBFn.

CMPBFn sets the level (High or Low level) that is desired at the time of the next match. Also, CMPSBFn sets the level (High or Low level) that is desired at the time of the match following the next match (n = 0, 1).

The program can read from and write to CMPCON0 and CMPCON1. However, write operations are invalid for the upper 5 bits. If read, the value of the upper 5 bits is always "1".

When reset ($\overline{RES}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), CMPCON0 and CMPCON1 become F8H.

Figure 9-10 shows the configuration of CMPCON0 and CMPCON1.

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---|---|---|---|---|---|---|---|---|---|
| CMPCONn | — | — | — | — | — | CMPSBFn | CMPBFn | CMPOUTn | Address:  0055 [H] (CMPCON0) |
| At reset | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | Address:  0056 [H] (CMPCON1) |
| | | | | | | | | | R/W access:  R/W |

The contents of this flag are output to the CPCMFn pin.

When the counter value matches the CPCMRn value, the contents of this flag are loaded into CMPOUTn.

When the counter value matches the CPCMRn value, the contents of this flag are loaded into CMPBFn.

"—" indicates a nonexistent bit.
If read, its value will be "1".

(n = 0, 1)

**Figure 9-10  CMPCON0 and CMPCON1 Configuration**

**(5)    Capture/compare interrupt control register (CPCMINT)**

The capture/compare interrupt control register (CPCMINT) consists of 4 bits. Since the 2 capture/compare out modules share a single interrupt vector, the generation of capture events/compare matches for CPCMF0 can be distinguished by bit 0 (INTCPCM0), and the generation of capture events/compare matches for CPCMF1 can be distinguished by bit 1 (INTCPCM1). The generation of a capture event/compare match causes bit 0 or bit 1 to be set to "1". Bit 2 (CPCMIE0) and bit 3 (CPCMIE1) enable or disable the generation of interrupt requests due to a capture event/compare match of the capture/compare out modules.

The program can read from and write to CPCMINT. However, write operations are invalid for the upper 4 bits. If read, the upper 4 bits are always "1".

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), CPCMINT becomes F0H and interrupt requests due to CPCMF0 and CPCMF1 capture events/compare matches are disabled.

Figure 9-11 shows the configuration of CPCMINT.

[Note]

Once bit 0 (INTCPCM0) and bit 1 (INTCPCM1) of CPCMINT are set to "1", they are not reset to "0" by the hardware. Therefore, reset these bits to "0" with the program.
Even if the capture/compare out modules are not used, interrupt requests will be generated by compare matches while the free running counter (FRC) counts in the compare out mode. Therefore, bit 0 (INTCPCM0) and bit 1 (INTCPCM1) of CPCMINT will be set to "1".



**Figure 9-11  CPCMINT Configuration**

## 9.8    Example of Capture/Compare Timer Register Settings

### 9.8.1 Digital Filter Equipped Capture Module Settings

**(1)    External interrupt control register 1 (EXI1CON)**
If the capture/compare timer is to be used, write 55H to EXI1CON.

**(2)    Port 17 mode register (P17IO)**
If CAPF0 is to be used, reset bit 0 (P17IO0) to "0" to configure the port as an input. If CAPF1 is to be used, reset bit 1 (P17IO1) to "0" to configure the port as an input.

**(3)    Port 17 secondary function control register (P17SF)**
If  CAPF0 is to be used, specify with bit 0 (P17SF0) whether or not CAPF0 is pulled-up. If CAPF1 is to be used, specify with bit 1 (P17SF1) whether or not CAPF1 is pulled-up.

**(4)    Capture control register 0 (CAPCON0)**
Specify the valid edge for CAPF0 with bits 4 and 5 (CAP0E0 and CAP0E1). If the digital filter is to be used, specify the sampling clock for the digital filter with bits 0, 1 and 2 (DF0CK0, DF0CK1 and DF0CK2), and set bit 3 (DF0RUN) to "1". To stop the digital filter, reset bit 3 (DF0RUN) to "0".

**(5)    Capture control register 1 (CAPCON1)**
Specify the valid edge for CAPF1 with bits 4 and 5 (CAP1E0 and CAP1E1). If the digital filter is to be used, specify the sampling clock for the digital filter with bits 0, 1 and 2 (DF1CK0, DF1CK1 and DF1CK2), and set bit 3 (DF1RUN) to "1". To stop the digital filter, reset bit 3 (DF1RUN) to "0".

**(6)    Capture interrupt control register (CAPINT)**
If CAPF0 capture events are to generate interrupts, set bit 2 (CAPIE0) to "1" to enable CAPF0 interrupts. If CAPF1 capture events are to generate interrupts, set bit 3 (CAPIE1) to "1" to enable CAPF1 interrupts. The generation of a CAPF0 or CAPF1 interrupt will set the respective bit 0 (INTCAP0) or bit 1 (INTCAP1) to "1", and since these bits are not reset by the hardware, they must be reset to "0" by the program.

**(7)    Free running counter (FRC)**
The initial value at the start of counting can be set by writing an arbitrary 16-bit value. During counting, reading from and writing to the FRC is possible.

**(8)    Free running counter control register (FRCON)**
Bits 0, 1, and 2 (FRCK0, FRCK1, and FRCK2) specify the count clock for the free running counter. If bit 3 (FRRUN) is set to "1", the free running counter will begin counting. If reset to "0", the free running counter will stop counting.

**9**

### 9.8.2 Compare Out Module Settings

**(1)    External interrupt control register 1 (EXI1CON)**
If the capture/compare timer is to be used, write 55H to EXI1CON.

**(2)    Compare register (CMPR)**
If the compare out module is to be used, set a count value in CMPR that will be compared to the free running counter. A compare match signal will be output when this count value matches the value of the free running counter.

**(3)    Free running counter (FRC)**
The initial value at the start of counting can be set by writing an arbitrary 16-bit value. During counting, reading from and writing to the FRC is possible.

**(4)    Free running counter control register (FRCON)**
Bits 0, 1, and 2 (FRCK0, FRCK1, and FRCK2) specify the count clock for the free running counter. If bit 3 (FRRUN) is set to "1", the free running counter will begin counting. If reset to "0", the free running counter will stop counting.

### 9.8.3 Capture/Compare Out Module Settings

- **Capture mode settings**

**(1)    External interrupt control register 1 (EXI1CON)**
If the capture/compare timer is to be used, write 55H to EXI1CON.

**(2)    Port 17 mode register (P17IO)**
If CPCMF0 is to be set to the capture mode, reset bit 2 (P17IO2) to "0" to configure the port as an input. If CPCMF1 is to be set to the capture mode, reset bit 3 (P17IO3) to "0" to configure the port as an input.

**(3)    Port 17 secondary function control register (P17SF)**
Specify with bit 2 (P17SF2) whether the CPCMF0 capture input is pulled-up. Specify with bit 3 (P17SF3) whether the CPCMF1 capture input is pulled-up.

**(4)    Capture/compare control register (CPCMCON)**
Specify the valid edge for CPCMF0 with bits 0 and 1 (CP0E0 and CP0E1). Specify the valid edge for CPCMF1 with bits 2 and 3 (CP1E0 and CP1E1). If CPCMF0 is to be set to the capture mode, set bit 4 (CP0MD) to "1". If CPCMF1 is to be set to the capture mode, set bit 5 (CP1MD) to "1".

**(5)    Capture/compare interrupt control register (CPCMINT)**
If CPCMF0 capture events are to generate interrupts, set bit 2 (CPCMIE0) to "1" to enable CPCMF0 interrupts. If CPCMF1 capture events are to generate interrupts, set bit 3 (CPCMIE1) to "1" to enable CPCMF1 interrupts. The generation of a CPCMF0 or CPCMF1 capture event will set the respective bit 0 (INTCPCM0) or bit 1 (INTCPCM1) to "1", and since these bits are not reset by the hardware, they must be reset to "0" by the program.

**(6)    Free running counter (FRC)**
The initial value at the start of counting can be set by writing an arbitrary 16-bit value. During counting, reading from and writing to the FRC is possible.

**(7)    Free running counter control register (FRCON)**
Bits 0, 1, and 2 (FRCK0, FRCK1, and FRCK2) specify the count clock for the free running counter. If bit 3 (FRRUN) is set to "1", the free running counter will begin counting. If reset to "0", the free running counter will stop counting.

- **Compare out mode settings**

**(1)  External interrupt control register 1 (EXI1CON)**
If the capture/compare timer is to be used, write 55H to EXI1CON.

**(2)  Port 17 mode register (P17IO)**
If CPCMF0 is to be set to the compare out mode, set bit 2 (P17IO2) to "1" to configure the port as an output. If CPCMF1 is to be set to the compare out mode, set bit 3 (P17IO3) to "1" to configure the port as an output.

**(3)  Port 17 secondary function control register (P17SF)**
If CPCMF0 is to be set to the compare out mode, set bit 2 (P17SF2) to "1" to configure the port as a secondary function output. If  CPCMF1 is to be set to the compare out mode, set bit 3 (P17SF3) to "1" to configure the port as a secondary function output.

**(4)  Capture/compare control register (CPCMCON)**
If CPCMF0 is to be set to the compare out mode, reset bit 4 (CP0MD) to "0". If CPCMF1 is to be set to the compare out mode, reset bit 5 (CP1MD) to "0".

**(5)  Compare control register 0 (CMPCON0)**
Specify with bit 0 (CMPOUT0) the initial value to be output to the CPCMF0 pin, and specify with bit 1 (CMPBF0) the value desired to be output from the CPCMF0 pin when the value of the free running counter matches the contents of the CPCMR0. Specify with bit 2 (CMPSBF0) the value desired to be output from the CPCMF0 pin the next time the value of the free running counter matches the contents of the CPCMR0.

**(6)  Compare control register 1 (CMPCON1)**
Specify with bit 0 (CMPOUT1) the initial value to be output to the CPCMF1 pin, and specify with bit 1 (CMPBF1) the value desired to be output from the CPCMF1 pin when the value of the free running counter matches the contents of the CPCMR1. Specify with bit 2 (CMPSBF1) the value desired to be output from the CPCMF1 pin the next time the value of the free running counter matches the contents of the CPCMR1.

**(7)  Capture/compare interrupt control register (CPCMINT)**
If CPCMF0 compare matches are to generate interrupts, set bit 2 (CPCMIE0) to "1" to enable CPCMF0 interrupts. If CPCMF1 compare matches are to generate interrupts, set bit 3 (CPCMIE1) to "1" to enable CPCMF1 interrupts. The generation of a CPCMF0 or CPCMF1 compare match will set the respective bit 0 (INTCPCM0) or bit 1 (INTCPCM1) to "1", and since these bits are not reset by the hardware, they must be reset to "0" by the program.

**(8)  Free running counter (FRC)**
The initial value at the start of counting can be set by writing an arbitrary 16-bit value. During counting, reading from and writing to the FRC is possible.

**(9)  Capture/compare register 0 (CPCMR0)**
If CPCMF0 has been set to the compare out mode, CPCMR0 specifies the count value at which output of the CPCMF0 pin will change.

**(10)  Capture/compare register 1 (CPCMR1)**
If CPCMF1 has been set to the compare out mode, CPCMR1 specifies the count value at which output of the CPCMF1 pin will change.

**9**

**(11)  Capture/compare buffer register 0 (CPCMBFR0)**
If CPCMF0 has been set to the compare out mode, CPCMBFR0 specifies the next count value of CPCMR0 at which output of the CPCMF0 pin will change.

**(12)  Capture/compare buffer register 1 (CPCMBFR1)**
If CPCMF1 has been set to the compare out mode, CPCMBFR1 specifies the next count value of CPCMR1 at which output of the CPCMF1 pin will change.

**(13)  Free running counter control register (FRCON)**
Bits 0, 1, and 2 (FRCK0, FRCK1, and FRCK2) specify the count clock for the free running counter. If bit 3 (FRRUN) is set to "1", the free running counter will begin counting. If reset to "0", the free running counter will stop counting.

## 9.9   Capture/Compare Timer Operation

### 9.9.1 Digital Filter Equipped Capture Module Operation

While the 3/4 digital filter and the free running counter (FRC) are running, if the valid edge specified by CAPCONn is input to the CAPFn pin, after filtering by the 3/4 digital filter, that input valid edge will generate a capture event, and at the same time, the contents of the free running counter (FRC) will be loaded into CAPRn (n = 0, 1).

Figure 9-12 shows an operation example of the capture module during operation of the digital filter.

The signal level input to the CAPFn pin is latched into an internal 4-bit shift register at the falling edge of the sampling clock (DFnCK) of the 3/4 digital filter. If the level of 3 of the 4 bits latched into the 4-bit shift register are HIGH, the 3/4 digital filter outputs a HIGH level pulse as an internal input to the capture module. If the level of 3 of the 4 bits of the 4-bit shift register change to the LOW level, the internal input will be at a LOW level.

Figure 9-13 shows an operation example of the capture module while the digital filter is stopped. In this case, the usual capture operation is performed.



**Figure 9-12  Capture Module Operation Example During Operation of Digital Filter**

[Note]

Set the frequency of the sampling clock of the 3/4 digital filter considering with the noize pulse width to be removed and responsiveness etc.
During operation of the 3/4 digital filter, maintain an input pulse width that is sufficiently long compared to the sampling clock (DFnCK). If such a pulse width cannot be maintained, it may be removed as noise.

**Figure 9-13  Capture Module Operation Example While Digital Filter is Stopped**

[Note]

Set the minimum pulse width of the capture input to at least 1 CPU clock (CPUCLK). The capture input signal is sampled at the falling edge of the CPUCLK and used as the internal capture signal.

### 9.9.2 Compare Out Module Operation

While the free running counter (FRC) is running, CMPR is continuously compared to the value of the free running counter (FRC). If they match, a compare match signal is output to the 3-phase PWM.

Figure 9-14 shows an example of compare out module operation.



**Figure 9-14  Compare Out Module Operation Example**

### 9.9.3 Capture/Compare Out Module Operation

• **Capture mode operation**

While the free running counter (FRC) is running state, if the valid edge specified by CPCMCON is input to the CPCMF0 and CPCMF1 pins, a capture event is generated, and at the same time, the contents of the free running counter (FRC) are loaded into CPCMRn (n = 0, 1). Figure 9-15 shows an example of capture mode operation.



**Figure 9-15  Capture Mode Operation Example**

[Note]

Set the minimum pulse width of the capture input to at least 1 CPU clock (CPUCLK). The capture input signal is sampled at the falling edge of the CPUCLK and used as the internal capture signal.

- **Compare out mode operation**

  While the free running counter (FRC) is running, CPCMRn is continuously compared to the value of the free running counter (FRC). If they match, the contents of CMPBFn (bit 1) of CMPCONn are loaded into CMPOUTn (bit 0). Also, the contents of CMPSBFn (bit 2) are loaded into CMPBFn (bit 1) and the contents of CPCMBFRn are loaded into CPCMRn. Set the timing for the next match in CPCMRn and set the timing for the match following the next match in CPCMBFRn. Set CMPBFn with the level desired at the CPCMRn timing and set CMPSBFn with the level desired at the CPCMBFRn timing (n = 0, 1). Write these values during the interrupt processing routine that occurs when an interrupt is generated.
  Figure 9-16 shows an example of compare out mode operation.

**Figure 9-16  Compare Out Mode Operation Example**

### 9.9.4 Example Timings for Changing the Output Level of Compare Out

Example timings in the compare out mode for changing the output level of compare out are shown below.

Figure 9-17 shows an example when 1/4 CPUCLK is selected as the clock source for the free running counter (FRC). When the contents of CPCMRn are 100H, the FRC and CPCMRn matching signal changes to a HIGH level 1 CLK after the interval where FRC is 100H. The CPCMFn output pin (CPMPOUTn) changes at the falling edge of the logical AND of this matching signal with the FRC clock pulse. The corresponding interrupt request flag is set at the next M1S1 signal. (M1S1 is a signal that indicates the beginning of an instruction.)

This example shows the timing of an output level change when 1/2 CPUCLK or larger frequency division ratio is selected as the FRC clock source.



**Figure 9-17  Example Timing for Changing the Output Level of Compare Out**
**(FRC Clock = 1/4 CPUCLK)**

Figure 9-18 shows an example when 1/1 CPUCLK is selected as the clock source for the free running counter (FRC). When the contents of CPCMRn are 100H, the FRC and CPCMRn matching signal changes to a HIGH level 1 CLK after the interval where FRC is 100H. The CPCMFn output pin (CMPOUTn) changes at the falling edge of the logical AND of this matching signal with the FRC clock pulse. Therefore, in the case when the FRC clock is set as 1/1 CPUCLK, the timing at which the CPCMFn output pin will change is FRC = CPCMRn + 01H (when FRC is 101H in the figure below). The corresponding interrupt request flag is set at the next M1S1 signal. (M1S1 is a signal that indicates the beginning of an instruction.)



**Figure 9-18  Example Timing for Changing the Output Level of Compare Out
(FRC Clock = 1/1 CPUCLK)**

[Note]

In the above, the free running counter (FRC) clock is described based on the CPUCLK. However, the actual FRC clock source is the time base counter (TBC) output. Therefore, with TBCCLK = CPUCLK (when the 1/n counter at the TBC front stage is set with the value 1/1) the example of Figure 9-18 is limited to the case where TBCCLK is selected as the FRC clock.
For further details regarding TBC, refer to Chapter 7, "Time Base Counter (TBC)".

## 9.10  Capture/Compare Timer Interrupt

When each capture/compare timer interrupt factor occurs, the corresponding interrupt request flag is set to "1". Interrupt request flags are located in interrupt request register 2 (IRQ2).

Interrupts can be enabled or disabled by interrupt enable flags that correspond to each interrupt factor. The interrupt enable flags are located in interrupt enable register 2 (IE2). Corresponding to each interrupt factor, interrupt priority setting flags can set three levels of priority for each interrupt factor. The interrupt priority setting flags are located in interrupt priority control register 4 (IP4).
Table 9-2 lists the vector address of each interrupt factor of the capture/compare timer and the interrupt processing flags.

**Table 9-2  Capture/Compare Timer Vector Addresses and Interrupt Processing Flags**

| Interrupt factor | Vector address [H] | Interrupt request | Interrupt enable | Priority level | |
|---|---|---|---|---|---|
| | | | | 1 | 0 |
| Overflow of free running counter | 002A | QFRCOV | EFRCOV | P1FRCOV | P0FRCOV |
| CAPF0 capture input | 002C | QCAP | ECAP | P1CAP | P0CAP |
| CAPF1 capture input | | | | | |
| CPCMF0 capture input | 002E | QCPCM | ECPCM | P1CPCM | P0CPCM |
| CPCMF0 compare match | | | | | |
| CPCMF1 capture input | | | | | |
| CPCMF1 compare match | | | | | |
| Symbols (byte) of registers that contain interrupt processing flags | | IRQ2 | IE2 | IP4 | |
| | Reference page | 16-14 | 16-19 | 16-25 | |

For further details regarding interrupt processing, refer to Chapter 16, "Interrupt Processing Functions".

# 3-Phase PWM Function

# 10.  3-Phase PWM Function

## 10.1  Overview

The ML66517 family is equipped with a dead time timer and an internal 3-phase PWM circuit that can generate and control AC/DC motor drive waveforms. There are three operating modes, and for each operating mode, the counter that sets the PWM cycle can be selected as an up-counter or an up-down-counter. Figure 10-1 shows example PWM output waveforms of each mode. Each output can be switched (output pattern switching) between PWM output or level output depending upon the compare-match signal from the compare out module of the capture/compare timer, or by the software. Hardware is also installed that will set each output to the inactive level when an error signal from the motor is input to the $\overline{\text{INACT}}$ pin. Summaries of each operating mode are listed below.

- Mode 1:  Valid during 3-phase AC motor driving. PWMUB output (U reverse phase), PWMVB output (V reverse phase) and PWMWB output (W reverse phase) are the respective inversions of PWMU output (U positive phase), PWMV output (V positive phase) and PWMW output (W positive phase). Non-overlapping PWM waveform output can be obtained with the dead time timer as positive phase and reverse phase outputs.
- Mode 2:  3-phase brushless DC motor driving waveform can be generated by switching the output pattern between PWM output and level output. The dead time timer does not operate.
- Mode 3:  The waveform obtained is basically the same as that of mode 2, however the difference is that the dead time timer does operate. This prevents the external transistors connected to the positive/reverse phase pins from turning ON at the same time as the PWM output pattern is switched.



Active level:  Low level example
PWM output or level output is possible with all the above modes.

**Figure 10-1  Example PWM Output Waveforms of Each Mode**

## 10.2  3-Phase PWM Configuration

Figure 10-2 shows the configuration of the 3-phase PWM.

PW3C: 3-phase PWM counter
PW3CYR: 3-phase PWM cycle register
PW3CYBFR: 3-phase PWM cycle buffer register
PW3nR (n = U, V, W): Duty setting register of each phase

PW3nBFR (n = U, V, W): Duty setting buffer register of each phase
DTM1 to DTM3: Dead time timer of each phase
DTMR: Dead time timer register
OTST3R: 3-phase output state setting register

OTST3BFR: 3-phase output state setting buffer register
OUT3R: 3-phase output data setting register
OUT3BUFR: 3-phase output data setting buffer register
ACL3R: 3-phase output active level setting register

PWMU, PWMUB: U-phase output pin
PWMV, PWMVB: V-phase output pin
PWMW, PWMWB: W-phase output pin
INACT: Error detection input pin

**Figure 10-2  3-Phase PWM Configuration**

## 10.3 3-Phase PWM Registers

Table 10-1 lists a summary of the SFRs for control the 3-phase PWM.

**Table 10-1 Summary of SFRs for PWM Control**

| Address [H] | Name | Symbol [byte] | Symbol [word] | R/W | 8/16 operation | Initial value [H] | Reference page |
|---|---|---|---|---|---|---|---|
| 00D0 / 00D1 | 3-phase PWM counter | — | PW3C | R/W | 16 | 0000 | 10-4 |
| 00D2 / 00D3 | 3-phase PWM cycle buffer register | — | PW3CYBFR | R/W | 16 | 0000 | 10-4 |
| 00D4 / 00D5 | U-phase duty setting buffer register | — | PW3UBFR | R/W | 16 | 0000 | 10-5 |
| 00D6 / 00D7 | V-phase duty setting buffer register | — | PW3VBFR | R/W | 16 | 0000 | 10-5 |
| 00D8 / 00D9 | W-phase duty setting buffer register | — | PW3WBFR | R/W | 16 | 0000 | 10-5 |
| 00DA | 3-phase PWM control register 0 | PW3CON0 | — | R/W | 8 | 80 | 10-10 |
| 00DB | 3-phase PWM control register 1 | PW3CON1 | — | R/W | 8 | 90 | 10-12 |
| 00DC | 3-phase output active level setting register | ACL3R | — | R/W | 8 | C0 | 10-8 |
| 00DD | 3-phase output data setting buffer register | OUT3BFR | — | R/W | 8 | C0 | 10-7 |
| 00DE | 3-phase output state setting buffer register | OTST3BFR | — | R/W | 8 | C0 | 10-6 |
| 00DF | Load switch register | LDSW | — | R/W | 8 | F0 | 10-14 |
| 00E0 | 3-phase PWM interrupt control register | PW3INT | — | R/W | 8 | F0 | 10-15 |
| 00E1 | U-phase dead time timer | DTM1 | — | R | 8 | FF | 10-5 |
| 00E2 | V-phase dead time timer | DTM2 | — | R | 8 | FF | 10-5 |
| 00E3 | W-phase dead time timer | DTM3 | — | R | 8 | FF | 10-5 |
| 00E4 | Dead time timer register | DTMR | — | R/W | 8 | 00 | 10-5 |
| 0059 | External interrupt control register 1 | EXI1CON | — | R/W | 8 | 00/55 | 15-3 |

**10**

[Notes]
1. For details, refer to Chapter 20, "Special Function Registers (SFRs)".
2. The initial value of external interrupt control register 1 (EXI1CON) is different for the ICE than for this chip. When the ICE is reset, the value becomes 00H, and when this chip is reset, the value becomes 55H. If 3-phase PWM is to be used, 55H must be written after reset.

## 10.3.1  Description of 3-Phase PWM Registers

**(1)  3-phase PWM counter (PW3C)**

The 3-phase counter (PW3C) is a 16-bit up-down-counter. Bit 2 (PW3CSEL) of 3-phase PWM control register 1 (PW3CON1) selects whether the counter operates as an up-counter or as an up-down-counter.

If operating as an up-counter, when the value of PW3C matches the value of the 3-phase PWM cycle register (PW3CYR), PW3C is reset to 0000H and then resumes counting upward.

If operating as an up-down-counter, when the value of PW3C matches the value of the 3-phase PWM cycle register (PW3CYR), the up-counting operation changes to down-counting. Underflow of the counter causes the down-counting operation to change to up-counting. At that time, PW3C consecutively repeats the counter value of 0000H twice and then starts counting upward.

The counter can be checked during operation to determine whether it is operating as an up-counter or down-counter with bit 4 (PW3CST) of 3-phase control register 1 (PW3CON1). For details regarding operation of PW3C, refer to the following section 10.4.1.1, "3-Phase PWM Counter Operation".

The program can read from and write to PW3C. If written to, or when reset, the up-count state is set.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), PWC3 becomes 0000H.

**(2)  3-phase PWM cycle register (PW3CYR), 3-phase PWM cycle buffer register (PW3CYBFR)**

The 3-phase PWM cycle register (PW3CYR) is a 16-bit register that sets the 3-phase PWM cycle. PW3CYR is double buffered with the 3-phase PWM cycle buffer register (PW3CYBFR). The value desired to be set at the next load timing is input and stored in PW3CYBFR. PW3CYR is constantly compared to the value of the 3-phase counter (PW3C).

If PW3C is operating as an up-counter, when the value of PW3C matches the value of PW3CYR, the value of PW3CYBFR is loaded into PW3CYR.

If operating as an up-down-counter, when underflow of PW3C occurs, the value of PW3CYBFR is loaded into PW3CYR.

The program can read from and write to PW3CYBFR, however, PW3CYR cannot be directly accessed. While the 3-phase PWM counter (PW3C) is halted, the same value written to PW3CYBFR will also be written to PW3CYR.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), PW3CYR and PW3CYBFR become 0000H.

**(3)  U-phase, V-phase, and W-phase duty setting registers (PW3UR, PW3VR, PW3WR), U-phase, V-phase, and W-phase duty setting buffer registers (PW3UBFR, PW3VBFR, PW3WBFR)**

The U-Phase, V-Phase, and W-Phase Duty Setting Registers (PW3UR, PW3VR, PW3WR) are 16-bit registers that set the PWM duty value for each phase of the 3-phase output. These registers are double buffered with the U-Phase, V-Phase, and W-Phase Duty Setting Buffer Registers (PW3UBFR, PW3VBFR, PW3WBFR). Collectively, these registers are called the duty setting registers (PW3nR: n = U, V, W) and the duty setting buffer registers (PW3nBFR: n = U, V, W). The value desired to be set at the next load timing is input and stored in PW3nBFR. The value of PW3nR is constantly compared to the value of the 3-phase counter (PW3C).

Depending upon the setting of bits 2 and 3 (CRLD0, CRLD1) of 3-phase PWM control register 0 (PW3CON0), when the 3-phase PWM counter (PW3C) matches the 3-phase PWM cycle register (PW3CYR) or when underflow of the 3-phase PWM counter (PW3C) occurs, the value of PW3nBFR is loaded into PW3nR.

Loading can also be implemented by setting (to "1") bit 0 (LDSWPWU: for PW3UR) bit 1 (LDSWPWV: for PW3VR) and bit 2 (LDSWPWW: for PW3WR) of the load switch register (LDSW).

The program can read from and write to PW3nBFR, however PW3nR cannot be directly accessed. While PW3C is halted, the same value written to PW3nBFR will also be written to PW3nR.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), PW3nR and PW3nBFR become 0000H.

**(4)  U-phase, V-phase, and W-phase dead time timers (DTM1, DTM2, DTM3)**

The U-phase, V-phase, and W-phase dead time timers (DTM1, DTM2, DTM3) are 8-bit timers that generate dead time to prevent the simultaneous switching ON of external transistors connected to each positive phase output and reverse phase output of the U-phase, V-phase and W-phase. Collectively, these timers are called the dead time timers (DTMn: n = 1, 2, 3).

When activated, the value of the dead time timer register (DTMR) is loaded into DTMn, and DTMn operates as a down-counter for a one shot pulse output. If activated again during operation, the value of the dead time timer register (DTMR) is loaded into DTMn and then down-counting operation resumes.

DTMn is read-only. Write operations are invalid.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), DTMn becomes FFH.

**(5)  Dead time timer register (DTMR)**

The dead time timer register (DTMR) is an 8-bit register that is shared by and stores the reload values for the dead time timers (DTMn: n = 1, 2, 3).

The program can read from and write to DTMR.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), DTMR becomes 00H.

**10**

**(6)    3-phase output state setting register (OTST3R),**
**3-phase output state setting buffer register (OTST3BFR)**

The 3-phase output state setting register (OTST3R) consists of 6 bits that set whether the output of each 3-phase PWM output pin is PWM output or level output. This register is double buffered with the 3-phase output state setting buffer register (OTST3BFR). The next value desired to be set is input and stored in OTST3BFR.

Depending upon the setting of bit 4 (WOTSEL) of 3-phase PWM control register 0 (PW3CON0), when a compare-match signal is generated from the compare out module of the capture/compare timer, or by setting bit 3 (LDSWOTST) of the load switch register (LDSW) to "1", the contents of OTST3BFR are loaded into OTST3R.

If reset to "0", PWM output is selected, and if set to "1", level output is selected.

The following bits and pins correspond to each other: bit 0 (PWUSTBF) and the PWMU pin, bit 1 (PWUBSTBF) and the PWMUB pin, bit 2 (PWVSTBF) and the PWMV pin, bit 3 (PWVBSTBF) and the PWMVB pin, bit 4 (PWWSTBF) and the PWMW pin, and bit 5 (PWWBSTBF) and the PWMWB pin. However, in mode 1, bits 1, 3 and 5 are invalid. Bit 0 is applied to the PWMUB pin, bit 2 is applied to the PWMVB pin, and bit 4 is applied to the PWMWB pin.

The program can read from and write to OTST3BFR. However, write operations to the upper 2 bits are invalid. If read, the upper 2 bits are always "1". OTST3R cannot be directly accessed. While the 3-phase PWM counter (PW3C) is halted, the same value written to OTST3BFR will also be written to OTST3R.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), OTST3R and OTST3BFR become C0H.

Figure 10-3 shows the configuration of OTST3BFR.

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---|---|---|---|---|---|---|---|---|---|
| OTST3BFR | — | — | PWWBSTBF | PWWSTBF | PWVBSTBF | PWVSTBF | PWUBSTBF | PWUSTBF | Address:  00DE [H] |
| At reset | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | R/W access:  R/W |

| | |
|---|---|
| 0 | PWMU pin:  PWM output |
| 1 | PWMU pin:  level output |

| | |
|---|---|
| 0 | PWMUB pin:  PWM output |
| 1 | PWMUB pin:  level output |

| | |
|---|---|
| 0 | PWMV pin:  PWM output |
| 1 | PWMV pin:  level output |

| | |
|---|---|
| 0 | PWMVB pin:  PWM output |
| 1 | PWMVB pin:  level output |

| | |
|---|---|
| 0 | PWMW pin:  PWM output |
| 1 | PWMW pin:  level output |

| | |
|---|---|
| 0 | PWMWB pin:  PWM output |
| 1 | PWMWB pin:  level output |

"—" indicates a nonexistent bit.
When read, its value will be "1".

**Figure 10-3  OTST3BFR Configuration**

**(7)    3-phase output data setting register (OUT3R),**
**3-phase output data setting buffer register (OUT3BFR)**

The 3-phase output data setting register (OUT3R) consists of 6 bits that set the output level of each 3-phase PWM output pin when level output is set by the 3-phase output state setting register (OTST3R). This register is double buffered with the 3-phase output data setting buffer register (OUT3BFR). The next value desired to be output is set and stored in OUT3BFR.

Depending upon the setting of bit 4 (WOTSEL) of 3-phase PWM control register 0 (PW3CON0), when a compare-match signal is generated from the compare out module of the capture/compare timer, or by setting bit 3 (LDSWOTST) of the load switch register (LDSW) to "1", the contents of OUT3BFR are loaded into OUT3R.

If reset to "0", low-level output is selected, and if set to "1", high-level output is selected. The following bits and pins correspond to each other: bit 0 (PWUDBF) and the PWMU pin, bit 1 (PWUBDBF) and the PWMUB pin, bit 2 (PWVDBF) and the PWMV pin, bit 3 (PWVBDBF) and the PWMVB pin, bit 4 (PWWDBF) and the PWMW pin, and bit 5 (PWWBDBF) and the PWMWB pin. However, in mode 1, bits 1, 3 and 5 are invalid. The inverted value of bit 0 is applied to the PWMUB pin, the inverted value of bit 2 is applied to the PWMVB pin, and the inverted value of bit 4 is applied to the PWMWB pin.

The program can read from and write to OUT3BFR. However, write operations to the upper 2 bits are invalid. If read, the upper 2 bits are always "1". OUT3R cannot be directly accessed. While the 3-phase PWM counter (PW3C) is halted, the same value written to OUT3BFR will also be written to OUT3R.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), OUT3R and OUT3BFR become C0H.

Figure 10-4 shows the configuration of OUT3BFR.

**10**



"—" indicates a nonexistent bit.
When read, its value will be "1".

**Figure 10-4  OUT3BFR Configuration**

**(8)    3-phase output active level setting register (ACL3R)**

The 3-phase output active level setting register (ACL3R) consists of 6 bits that specify polarity of the output signals from each 3-phase PWM output pin.

If reset to "0", low active is selected, and if set to "1", high active output is selected.

If low active is set, in the case of PWM output, the size comparison output of the 3-phase PWM counter (PW3C) with the phase duty setting registers (PW3nR: n = U, V, W) is output to the pins; in the case of level output, the level set by OUT3R is output to the pins. If high active is set, inverted values are output to the pins. The relation between ACL3R settings and pin output is shown in figures 10-5 and 10-6.

The following bits and pins correspond to each other: bit 0 (PWUAC) and the PWMU pin, bit 1 (PWUBAC) and the PWMUB pin, bit 2 (PWVAC) and the PWMV pin, bit 3 (PWVBAC) and the PWMVB pin, bit 4 (PWWAC) and the PWMW pin, and bit 5 (PWWBAC) and the PWMWB pin.

The program can read from and write to ACL3R. However, write operations to the upper 2 bits are invalid. If read, the upper 2 bits are always "1".

When reset ($\overline{RES}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), ACL3R becomes C0H.

Figure 10-7 shows the configuration of ACL3R.

| ACL3R setting (active level setting) | Mode 1 | Mode 2 | Mode 3 |
|---|---|---|---|
| "0" (low active) | Size comparison output / Positive phase output / Reverse phase output | Size comparison output / Output of each pin | Size comparison output / Output of each pin |
| "1" (high active) | Size comparison output / Positive phase output / Reverse phase output | Size comparison output / Output of each pin | Size comparison output / Output of each pin |

**Figure 10-5  Pin Output When PWM Output is Set**

| ACL3R setting (active level setting) | OUT3R (output level) setting | |
|---|---|---|
| | "0" | "1" |
| "0" (low active) | Low-level output | High-level output |
| "1" (high active) | High-level output | Low-level output |

**Figure 10-6  Pin Output When Level Output is Set**

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---|---|---|---|---|---|---|---|---|---|
| ACL3R | — | — | PWWBAC | PWWAC | PWVBAC | PWVAC | PWUBAC | PWUAC | Address:  00DC [H] |
| At reset | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | R/W access:  R/W |

| 0 | PWMU pin:  low active |
|---|---|
| 1 | PWMU pin:  high active |

| 0 | PWMUB pin:  low active |
|---|---|
| 1 | PWMUB pin:  high active |

| 0 | PWMV pin:  low active |
|---|---|
| 1 | PWMV pin:  high active |

| 0 | PWMVB pin:  low active |
|---|---|
| 1 | PWMVB pin:  high active |

| 0 | PWMW pin:  low active |
|---|---|
| 1 | PWMW pin:  high active |

| 0 | PWMWB pin:  low active |
|---|---|
| 1 | PWMWB pin:  high active |

"—" indicates a nonexistent bit.
When read, its value will be "1".

**Figure 10-7  ACL3R Configuration**

**10**

**(9)    3-phase PWM control register 0 (PW3CON0)**

The 3-phase PWM control register 0 (PW3CON0) consists of 7 bits that control operation of the 3-phase PWM function.

The program can read from and write to PW3CON0. However, write operations to bit 7 are invalid. If read, bit 7 is always "1".

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), PW3CON0 becomes 80H.

Figure 10-8 shows the configuration of PW3CON0.

[Description of each bit]

- Bits 0, 1 (PW3MOD0, PW3MOD1)
  These bits set the mode of the 3-phase PWM function.

- Bit 2 (CRLD0)
  This bit specifies whether the phase duty setting registers (PW3nR: n = U, V, W) will be reloaded when the 3-phase PWM counter (PW3C) matches the 3-phase PWM cycle register (PW3CYR).

- Bit 3 (CRLD1)
  This bit specifies whether the phase duty setting registers (PW3nR: n = U, V, W) will be reloaded when underflow of the 3-phase PWM counter (PW3C) occurs. This bit is invalid in the up-counter mode.

- Bit 4 (WOTSEL)
  This bit selects the method (by software or compare-match) of loading (output pattern switching) the 3-phase output state setting register (OTST3R) and the 3-phase output data setting register (OUT3R).

- Bit 5 (WOTE)
  This bit disables or enables 3-phase PWM output.

- Bit 6 (EINACTB)
  This bit disables or enables the $\overline{\text{INACT}}$ pin input.

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| PW3CON0 | — | EINACTB | WOTE | WOTSEL | CRLD1 | CRLD0 | PW3MOD1 | PW3MOD0 |
| At reset | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Address:  00DA [H]
R/W access:  R/W

| PW3MOD | | 3-phase PWM mode |
|---|---|---|
| 1 | 0 | |
| 0 | 0 | Mode 1 |
| 0 | 1 | Mode 2 |
| 1 | 0 | Mode 3 |
| 1 | 1 | Prohibited setting |

| 0 | Prohibit reloading of duty register when PW3C matches PW3CYR |
|---|---|
| 1 | Enable reloading of duty register when PW3C matches PW3CYR |

| 0 | Prohibit reloading of duty register when PW3C underflows |
|---|---|
| 1 | Enable reloading duty register when PW3C underflows |

| 0 | Software switches output pattern |
|---|---|
| 1 | Compare-match signal switches output pattern |

| 0 | Disable 3-phase PWM output (Inverted value of ACL3R setting is output) |
|---|---|
| 1 | Enable 3-phase PWM output |

| 0 | Disable $\overline{\text{INACT}}$ pin input |
|---|---|
| 1 | Enable $\overline{\text{INACT}}$ pin input |

**10**

"—" indicates a nonexistent bit.
When read, its value will be "1".

**Figure 10-8  PW3CON0 Configuration**

**(10)  3-phase PWM control register 1 (PW3CON1)**

The 3-phase PWM control register 1 (PW3CON1) consists of 7 bits that control operation of the 3-phase PWM function.

The program can read from and write to PW3CON1. However, write operations to bit 4 and bit 7 are invalid. If read, bit 7 is always "1". If the 3-phase counter (PW3C) is configured as an up-counter, bit 4 is always read as "1". If configured as an up-down-counter, bit 4 is "1" during up-counting and "0" during down-counting. Figure 10-9 shows the relation between count operation and bit 4 (PW3CST) when PW3C is configured as an up-down-counter. When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), PW3CON1 becomes 90H.

Figure 10-10 shows the configuration of PW3CON1.

[Description of each bit]

- Bits 0, 1 (PW3CK0, PW3CK1)
  These bits select the clock for the 3-phase PWM counter (PW3C).

- Bit 2 (PW3CSEL)
  This bit selects the mode (up or up-down) of the 3-phase PWM counter (PW3C).

- Bit 3 (PW3CRUN)
  This bit operates or halts the 3-phase PWM counter (PW3C).

- Bit 4 (PW3CST)
  This bit displays the operating state (up-counting in progress or down-counting in progress) of the 3-phase PWM counter (PW3C).

- Bits 5, 6 (DTMCK0, DTMCK1)
  These bits select the clock for the dead time timers (DTMn: n = 1, 2, 3).



**Figure 10-9  Relation between PW3C Count Operation and PW3CST**
**(When PW3C is an up-down counter)**

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---|---|---|---|---|---|---|---|---|---|
| PW3CON1 | — | DTMCK1 | DTMCK0 | PW3CST | PW3CRUN | PW3CSEL | PW3CK1 | PW3CK0 | Address:  00DB [H] |
| At reset | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | R/W access:  R/W |

| PW3CK | | Count clock for 3-phase |
|---|---|---|
| 1 | 0 | PWM counter |
| 0 | 0 | CPUCLK |
| 0 | 1 | TBCCLK |
| 1 | 0 | 1/2 TBCCLK |
| 1 | 1 | 1/4 TBCCLK |

| 0 | Mode setting for 3-phase PWM counter Up-counter setting |
|---|---|
| 1 | Mode setting for 3-phase PWM counter Up-down-counter setting |

| 0 | Halt counting of 3-phase PWM counter |
|---|---|
| 1 | Operate counting of 3-phase PWM counter |

| 0 | Operating state of 3-phase PWM counter Down-counting in progress |
|---|---|
| 1 | Operating state of 3-phase PWM counter Up-counting in progress |

| DTMCK | | Count clock for |
|---|---|---|
| 1 | 0 | dead time timer |
| 0 | 0 | CPUCLK |
| 0 | 1 | TBCCLK |
| 1 | 0 | 1/2 TBCCLK |
| 1 | 1 | 1/4 TBCCLK |

**10**

"—" indicates a nonexistent bit.
When read, its value will be "1".

**Figure 10-10  PW3CON1 Configuration**

### (11)  Load switch register (LDSW)

The load switch register (LDSW) consists of 4 bits.

By setting the corresponding bits to "1", the contents of the phase duty setting buffer registers (PW3nBFR: n = U, V, W) can be loaded into registers (PW3nR: n = U, V, W), the 3-phase output state setting buffer register (OTST3BFR) can be loaded into a register (OTST3R), and the 3-phase output data setting buffer register (OUT3BFR) can be loaded into a register (OUT3R) (output pattern switching). Because each bit is automatically reset after completion of the operation, these bits are always "0" when read.

Bit 0 (LDSWPWU) loads PW3UBFR into PW3UR, bit 1 (LDSWPWV) loads PW3VBFR into PW3VR, bit 2 (LDSWPWW) loads PW3WBFR into PW3WR, bit 3 (LDSWOTST) loads OTST3BFR into OTST3R and loads OUT3BFR into OUT3R (output pattern switching).

The program can read from and write to LDSW. However, write operations to the upper 4 bits are invalid. If read, the upper 4 bits are always "1".

Because the lower 4 bits are automatically reset after completion of the operation, they are always "0" when read.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), LDSW becomes F0H.

Figure 10-11 shows the configuration of LDSW.

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---|---|---|---|---|---|---|---|---|---|
| LDSW | — | | — | — | LDSWOTST | LDSWPWW | LDSWPWV | LDSWPWU | Address:  00DF [H]<br>R/W access:  R/W |
| At reset | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | |

If set to "1", the value of PW3UBFR is loaded into PW3UR

If set to "1", the value of PW3VBFR is loaded into PW3VR

If set to "1", the value of PW3WBFR is loaded into PW3WR

If set to "1", the value of OUT3BFR is loaded into OUT3R and the value of OTST3BFR is loaded into OTST3R

"—" indicates a nonexistent bit.
When read, its value will be "1".

**Figure 10-11  LDSW Configuration**

**(12)  3-phase PWM interrupt control register (PW3INT)**

The 3-phase PWM interrupt control register (PW3INT) consists of 4 bits that control 3-phase PWM interrupts.

The 3-phase PWM function has a single interrupt vector that is shared by two interrupt factors (the PW3C underflow interrupt and the interrupt generated when PW3C matches PW3CYR).

The program can read from and write to PW3INT. However, write operations to the upper 4 bits are invalid. If read, the upper 4 bits are always "1".

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), PW3INT becomes F0H.

Figure 10-12 shows the configuration of PW3INT.

[Description of each bit]

• Bit 0 (PC3UDINT)

This bit indicates whether underflow of the 3-phase PWM counter (PW3C) has generated an interrupt request. Generation of an interrupt request sets this bit to "1".

• Bit 1 (PC3CMINT)

This bit indicates whether matching of the 3-phase PWM counter (PW3C) and the 3-phase PWM cycle register (PW3CYR) has generated an interrupt request. Generation of an interrupt request sets this bit to "1".

• Bit 2 (PC3UDIE)

This bit enables or disables underflow interrupt requests of the 3-phase PWM counter (PW3C).

**10**

• Bit 3 (PC3CMIE)

This bit enables or disables interrupt requests generated by matching of the 3-phase PWM counter (PW3C) and the 3-phase PWM cycle register (PW3CYR).

[Note]

Once bit 0 (PC3UDINT) and bit 1 (PC3CMINT) of PW3INT are set to "1", they are not reset to "0" by the hardware. Therefore, reset these bits to "0" with the program.

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---|---|---|---|---|---|---|---|---|---|
| PW3INT | — | — | — | — | PC3CMIE | PC3UDIE | PC3CMINT | PC3UDINT | Address: 00E0 [H] |
| At reset | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | R/W access: R/W |

| 0 | PW3C underflow:  no |
|---|---|
| 1 | PW3C underflow:  yes |

| 0 | PW3C matches PW3CYR:  no |
|---|---|
| 1 | PW3C matches PW3CYR:  yes |

| 0 | Disable interrupts generated by PC3UDINT |
|---|---|
| 1 | Enable interrupts generated by PC3UDINT |

| 0 | Disable interrupts generated by PC3CMINT |
|---|---|
| 1 | Enable interrupts generated by PC3CMINT |

"—" indicates a nonexistent bit.
When read, its value will be "1".

**Figure 10-12  PW3INT Configuration**

### 10.3.2  Example 3-Phase PWM Register Settings

### 10.3.2.1  3-Phase PWM Cycle Settings

Formulas for computing the 3-phase PWM cycle are listed below.
[For the up-counter mode]
$f(up) = PW3CLK/(PW3CYR + 1)$

[For the up-down-counter mode]
$f(updown) = PW3CLK/(2 \times PW3CYR + 1)$

$f(up)$, $f(updown)$ : 3-phase PWM cycle (Hz)
PW3CLK       : 3-phase PWM input clock frequency (Hz)
PW3CYR      : PW3CYR value
(If PW3CYR = 0, PW3C is halted at 0000H)

### 10.3.2.2  Dead Time Setting

The formula for computing the dead time is listed below.
$t(DTM) = (1/DTMCLK) \times (DTMR + 1)$
t(DTM)    : dead time (seconds)
DTMCLK : dead time timer input clock frequency (Hz)
DTMR     : DTMR value (8 bits)

### 10.3.2.3  Mode 1 Setting Example 1

This mode generates 3-phase AC motor driving waveforms. Non-overlapping PWM waveform output can be obtained with the dead time timer and positive phase (PWMU, PWMV, PWMW) and reverse phase (PWMUB, PWMVB, PWMWB) outputs.
The example setting listed below configures PW3C as an up-down-counter, specifies PW3nR (n = U, V, W) to be loaded when underflow of PW3C occurs (once per PWM cycle), and sets the active level as "low-level".
An operating example is described in section 10.4.2.1.

(1)  External Interrupt Control Register 1 (EXI1CON)
     If 3-phase PWM is to be used, write 55H to EXI1CON.

(2)  Port 16 Mode Register (P16IO)
     Set bits 0 though 5 (P16IO0 to P16IO5) to "1" to configure each 3-phase PWM output pin (PWMU, PWMUB, PWMV, PWMVB, PWMW, PWMWB) as an output.
     If $\overline{INACT}$ is to be used, reset bit 6 (P16IO6) to "0" to configure the port as an input.

(3)  Port 16 Secondary Function Control Register (P16SF)
     Set bits 0 though 5 (P16SF0 to P16SF5) to "1" to configure each 3-phase PWM output pin (PWMU, PWMUB, PWMV, PWMVB, PWMW, PWMWB) as a secondary function output.
     If $\overline{INACT}$ is to be used, specify with bit 6 (P16SF6) whether the $\overline{INACT}$ input will be pulled-up.

**10**

(4)  3-Phase PWM Cycle Buffer Register (PW3CYBFR)
Set the PWM cycle.
While the 3-phase PWM counter is halted, writing to PW3CYBFR causes the same value to be simultaneously and automatically written to the 3-phase PWM cycle register (PW3CYR).

(5)  Duty Setting Buffer Registers (PW3nBFR: n = U, V, W)
Set the duty value for each phase.
While the 3-phase PWM counter is halted, writing to PW3nBFR causes the same value to be simultaneously and automatically written to the duty setting registers (PW3nR: n = U, V, W).

(6)  Dead Time Timer Register (DTMR)
Set the value to be loaded into the dead time timer when the dead time timer is activated.

(7)  3-Phase Output State Setting Buffer Register (OTST3BFR)
Reset to "0" the bits corresponding to the PWMU, PWMV, and PWMW 3-phase output pins to specify PWM output.
While the 3-phase PWM counter is halted, writing to OTST3BFR causes the same value to be simultaneously and automatically written to the 3-phase output state setting register (OTST3R).

(8)  3-Phase PWM Interrupt Control Register (PW3INT)
With bit 2 (PC3UDIE), enable or disable underflow interrupt requests of the 3-phase PWM counter (PW3C). With bit 3 (PC3CMIE), enable or disable interrupt requests generated when the 3-phase PWM counter (PW3C) matches the 3-phase PWM cycle register (PW3CYR).

(9)  3-Phase Output Active Level Setting Register (ACL3R)
Reset to "0" the bits corresponding to each 3-phase output pin (PWMU, PWMUB, PWMV, PWMVB, PWMW, and PWMWB) to specify "low active".

(10) 3-Phase PWM Control Register 0 (PW3CON0)
Reset both bits 0 and 1 (PW3MOD0, PW3MOD1) to "0" to select mode 1 as the operating mode of the 3-phase PWM function. Set bit 3 (CRLD1) to "1" to specify that PW3nBFR (n = U, V, W) will be loaded into PW3nR (n = U, V, W) when there is underflow of PW3C. If output pattern switching is not to be performed, reset bit 4 (WOTSEL) to "0". Set bit 5 (WOTE) to "1" to enable 3-phase PWM output.
If $\overline{INACT}$ is to be used, enable or disable pin input with bit 6 (EINACTB).

(11) 3-Phase PWM Control Register 1 (PW3CON1)
Specify the count clock for the 3-phase PWM counter (PW3C) with bits 0 and 1 (PW3CK0, PW3CK1). Set bit 2 (PW3CSEL) to "1" to select the up-down-counter mode of the 3-phase PWM counter. Specify the count clock for the dead time timers (DTMn: n = 1, 2, 3) with bits 5 and 6 (DTMCK0, DTMCK1).
The 3-phase PWM counter (PW3C) begins operation when bit 3 (PW3CRUN) is set to "1". If reset to "0", counting is halted.

### 10.3.2.4  Mode 1 Setting Example 2

When PW3C is in the up-down-counter mode, PW3nBFR (n = U, V, W) can be loaded into PW3nR (n = U, V, W) once every half PWM cycle (when PW3C underflows and when PW3C matches PW3CYR) . Implement the same settings as in the mode 1 setting example 1 from step (10).
An operation example is described in 10.4.2.2.

(1)  3-Phase PWM Control Register 0 (PW3CON0)
Reset both bits 0 and 1 (PW3MOD0, PW3MOD1) to "0" to select mode 1 as the operating mode of the 3-phase PWM function. Set bit 2 (CRLD0) to "1" to specify that PW3nBFR (n = U, V, W) will be loaded into PW3nR (n = U, V, W) when PW3C matches PW3CYR. Set bit 3 (CRLD1) to "1" to specify that PW3nBFR (n = U, V, W) will be loaded into PW3nR (n = U, V, W) when there is underflow of PW3C. If output pattern switching is not to be performed, reset bit 4 (WOTSEL) to "0". Set bit 5 (WOTE) to "1" to enable 3-phase PWM output.
If $\overline{\text{INACT}}$ is to be used, enable or disable pin input with bit 6 (EINACTB).

### 10.3.2.5  Mode 2 Setting Example

This mode generates 3-phase brushless DC motor driving waveforms. PWM output or level output can be selected for each output pin. Output pattern switching can be implemented by the compare-match signal from the compare out module of the capture/compare timer, or by the software. The dead time timer does not operate.
The example setting listed below configures PW3C as an up-counter and sets the active level as "low-level".
An operating example is described in section 10.4.2.3.

**10**

(1)  External Interrupt Control Register 1 (EXI1CON)
If 3-phase PWM is to be used, write 55H to EXI1CON.

(2)  Port 16 Mode Register (P16IO)
Set bits 0 though 5 (P16IO0 to P16IO5) to "1" to configure each 3-phase PWM output pin (PWMU, PWMUB, PWMV, PWMVB, PWMW, PWMWB) as an output.
If $\overline{\text{INACT}}$ is to be used, reset bit 6 (P16IO6) to "0" to configure the port as an input.

(3)  Port 16 Secondary Function Control Register (P16SF)
Set bits 0 though 5 (P16SF0 to P16SF5) to "1" to configure each 3-phase PWM output pin (PWMU, PWMUB, PWMV, PWMVB, PWMW, PWMWB) as a secondary function output.
If $\overline{\text{INACT}}$ is to be used, specify with bit 6 (P16SF6) whether the $\overline{\text{INACT}}$ input will be pulled-up.

(4)  3-Phase PWM Cycle Buffer Register (PW3CYBFR)
Set the PWM cycle.
While the 3-phase PWM counter is halted, writing to PW3CYBFR causes the same value to be simultaneously and automatically written to the 3-phase PWM cycle register (PW3CYR).

(5)   Duty Setting Buffer Registers (PW3nBFR: n = U, V, W)
       Set the duty value for each phase.
       While the 3-phase PWM counter is halted, writing to PW3nBFR causes the same value
       to be simultaneously and automatically written to the duty setting registers (PW3nR:
       n = U, V, W).

(6)   3-Phase Output State Setting Buffer Register (OTST3BFR)
       To set the 3-phase PWM output pins (PWMU, PWMUB, PWMV, PWMVB, PWMW,
       and PWMWB) as PWM outputs, reset the corresponding bits to "0". To set as level
       outputs, set the corresponding bits to "1".
       While the 3-phase PWM counter is halted, writing to OTST3BFR causes the same
       value to be simultaneously and automatically written to the 3-phase output state setting
       register (OTST3R).

(7)   3-Phase Output Data Setting Buffer Register (OUT3BFR)
       If the 3-phase PWM output pins (PWMU, PWMUB, PWMV, PWMVB, PWMW, and
       PWMWB) are configured as level outputs, reset the corresponding bits to "0" to specify
       low-level output, or set the corresponding bits to "1" to specify high-level output.
       While the 3-phase PWM counter is halted, writing to OUT3BFR causes the same value
       to be simultaneously and automatically written to the 3-phase output data setting
       register (OUT3R).

(8)   3-Phase PWM Interrupt Control Register (PW3INT)
       With bit 3 (PC3CMIE), enable or disable interrupt requests generated when the 3-
       phase PWM counter (PW3C) matches the 3-phase PWM cycle register (PW3CYR).

(9)   3-Phase Output Active Level Setting Register (ACL3R)
       Reset to "0" the bits corresponding to each 3-phase output pin (PWMU, PWMUB,
       PWMV, PWMVB, PWMW, and PWMWB) to specify "low active".

(10) 3-Phase PWM Control Register 0 (PW3CON0)
       Set bit 0 (PW3MOD0) to "1" and reset bit 1 (PW3MOD1) to "0" to select mode 2 as the
       operating mode of the 3-phase PWM function. Set bit 2 (CRLD0) to "1" to specify that
       PW3nBFR (n = U, V, W) will be loaded into PW3nR (n = U, V, W) when PW3C matches
       PW3CYR. If output pattern switching is to be performed by software, reset bit 4
       (WOTSEL) to "0", or if to be performed by the compare-match signal, set bit 4
       (WOTSEL) to "1". Set bit 5 (WOTE) to "1" to enable 3-phase PWM output.
       If $\overline{INACT}$ is to be used, enable or disable pin input with bit 6 (EINACTB).

(11) 3-Phase PWM Control Register 1 (PW3CON1)
       Specify the count clock for the 3-phase PWM counter (PW3C) with bits 0 and 1
       (PW3CK0, PW3CK1). Reset bit 2 (PW3CSEL) to "0" to select the up-counter mode of
       the 3-phase PWM counter.
       The 3-phase PWM counter (PW3C) begins operation when bit 3 (PW3CRUN) is set
       to "1". If reset to "0", counting is halted.

### 10.3.2.6  Mode 3 Setting Example

The waveform obtained is basically the same as that of mode 2, however this mode does operate the dead time timer. This prevents the external transistors connected to the positive phase (PWMU, PWMV, PWMW) and reverse phase (PWMUB, PWMVB, PWMWB) pins from turning ON at the same time as the PWM output pattern is switched. The example setting listed below configures PW3C as an up-counter and sets the active level as "low-level".

An operating example is described in section 10.4.2.4.

(1)  External Interrupt Control Register 1 (EXI1CON)
     If 3-phase PWM is to be used, write 55H to EXI1CON.

(2)  Port 16 Mode Register (P16IO)
     Set bits 0 though 5 (P16IO0 to P16IO5) to "1" to configure each 3-phase PWM output pin (PWMU, PWMUB, PWMV, PWMVB, PWMW, PWMWB) as an output.
     If $\overline{INACT}$ is to be used, reset bit 6 (P16IO6) to "0" to configure the port as an input.

(3)  Port 16 Secondary Function Control Register (P16SF)
     Set bits 0 though 5 (P16SF0 to P16SF5) to "1" to configure each 3-phase PWM output pin (PWMU, PWMUB, PWMV, PWMVB, PWMW, PWMWB) as a secondary function output.
     If $\overline{INACT}$ is to be used, specify with bit 6 (P16SF6) whether the $\overline{INACT}$ input will be pulled-up.

(4)  3-Phase PWM Cycle Buffer Register (PW3CYBFR)
     Set the PWM cycle.
     While the 3-phase PWM counter is halted, writing to PW3CYBFR causes the same value to be simultaneously and automatically written to the 3-phase PWM cycle register (PW3CYR).

(5)  Duty Setting Buffer Registers (PW3nBFR: n = U, V ,W)
     Set the duty value for each phase.
     While the 3-phase PWM counter is halted, writing to PW3nBFR causes the same value to be simultaneously and automatically written to the duty setting registers (PW3nR: n = U, V, W).

(6)  Dead Time Timer (DTMR)
     Set the value to be loaded into the dead time timer when the dead time timer is activated.

(7)  3-Phase Output State Setting Buffer Register (OTST3BFR)
     To set the 3-phase PWM output pins (PWMU, PWMUB, PWMV, PWMVB, PWMW, and PWMWB) as PWM outputs, reset the corresponding bits to "0". To set as level outputs, set the corresponding bits to "1".
     While the 3-phase PWM counter is halted, writing to OTST3BFR causes the same value to be simultaneously and automatically written to the 3-phase output state setting register (OTST3R).

**10**

(8)  3-Phase Output Data Setting Buffer Register (OUT3BFR)
     If the 3-phase PWM output pins (PWMU, PWMUB, PWMV, PWMVB, PWMW, and
     PWMWB) are configured as level outputs, reset the corresponding bits to "0" to specify
     low-level output. Set the corresponding bits to "1" to specify high-level output.
     While the 3-phase PWM counter is halted, writing to OUT3BFR causes the same value
     to be simultaneously and automatically written to the 3-phase output data setting
     register (OUT3R).

(9)  3-Phase PWM Interrupt Control Register (PW3INT)
     With bit 3 (PC3CMIE), enable or disable interrupt requests generated when the 3-
     phase PWM counter (PW3C) matches the 3-phase PWM cycle register (PW3CYR).

(10) 3-Phase Output Active Level Setting Register (ACL3R)
     Reset to "0" the bits corresponding to each 3-phase output pin (PWMU, PWMUB,
     PWMV, PWMVB, PWMW, and PWMWB) to specify "low active".

(11) 3-Phase PWM Control Register 0 (PW3CON0)
     Reset bit 0 (PW3MOD0) to "0" and set bit 1 (PW3MOD1) to "1" to select mode 3 as the
     operating mode of the 3-phase PWM function. Set bit 2 (CRLD0) to "1" to specify that
     PW3nBFR (n = U, V, W) will be loaded into PW3nR (n = U, V, W) when PW3C matches
     PW3CYR. If output pattern switching is to be performed by software, reset bit 4
     (WOTSEL) to "0", or if to be performed by the compare-match signal, set bit 4
     (WOTSEL) to "1". Set bit 5 (WOTE) to "1" to enable 3-phase PWM output.
     If $\overline{\text{INACT}}$ is to be used, enable or disable pin input with bit 6 (EINACTB).

(12)  3-Phase PWM Control Register 1 (PW3CON1)
     Specify the count clock for the 3-phase PWM counter (PW3C) with bits 0 and 1
     (PW3CK0, PW3CK1). Reset bit 2 (PW3CSEL) to "0" to select the up-counter mode of
     the 3-phase PWM counter. Specify the count clock for the dead time timers (DTMn: n
     = 1, 2, 3) with bits 5 and 6 (DTMCK0, DTMCK1).
     The 3-phase PWM counter (PW3C) begins operation when bit 3 (PW3CRUN) is set
     to "1". If reset to "0", counting is halted.

### 10.3.2.7  Settings for Compare Out Module of Capture/Compare Timer

Implement the following settings if the output pattern is to be switched by the compare-
match signal from the compare out module of the capture/compare timer.

(1)  External Interrupt Control Register 1 (EXI1CON)
     If the capture/compare timer is to be used, write 55H to EXI1CON.

(2)  Compare Register (CMPR)
     Set the count value at which, when matched by the count value of the free running
     counter, the compare-match signal will be output

(3)  Free Running Counter (FRC)
     Write an arbitrary 16-bit value to set the initial value when the counter starts. Values
     can also be read from and written to the FRC while counting is in progress.

(4)  Free Running Counter Control Register (FRCON)
     Specify the count clock for the free running counter with bits 0, 1, and 2 (FRCK0,
     FRCK1, and FRCK2). The free running counter begins counting when bit 3 (FRRUN)
     is set to "1". If reset to "0", the counter is halted.

## 10.4  3-Phase PWM Operation

### 10.4.1  Operation of Each Section

#### 10.4.1.1  3-Phase PWM Counter (PW3C) Operation

**(1)  Up-counter mode**

When reset, PW3C is set to the up-count state.

If the PW3CRUN bit is set to "1", upward counting is performed with the count clock selected by PW3CON1. If PW3C matches the contents of PW3CYR, PW3C is reset to 0000H, and resumes counting upward from 0000H. When PW3C matches the contents of PW3CYR, the match cause an interrupt request to be generated (PC3CMINT is set at the next M1S1 (the leading signal of the instructions)), and the contents of PW3CYBFR are loaded into PW3CYR. If the CRLD0 bit is set to "1", the contents of the duty setting buffer registers (PW3nBFR: n = U, V, W) are loaded into the duty setting registers (PW3nR: n = U, V, W).

The value of the PW3CST bit is always "1" during the up-counter mode.

This operation continues until the RUN bit is reset to "0".

Figure 10-13 shows an operation example.



**Figure 10-13  PW3C Operation During Up-Counting**

**(2)  Up/down-counter mode**

When reset, PW3C is set to the up-count state.

If the PW3CRUN bit is set to "1", upward counting is performed with the count clock selected by PW3CON1. When PW3C matches the contents of PW3CYR, the match causes an interrupt request to be generated (PC3CMINT is set at the next M1S1 (the leading signal of the instructions)), and beginning from the next clock, PW3C counts downward. At that time, the value of the PW3CST bit changes from "1" to "0". If the CRLD1 bit is set to "1", the contents of the duty setting buffer registers (PW3nBFR: n = U, V, W) are loaded into the duty setting registers (PW3nR: n = U, V, W).

If the value of PW3C becomes 0000H, a PW3C underflow interrupt request is generated (PC3UDINT is set at the next M1S1 (the leading signal of the instructions)) and the contents of PW3CYBFR are loaded into PW3CYR. If the CRLD0 bit is set to "1", the contents of the duty setting buffer registers (PW3nBFR: n = U, V, W) are loaded into the duty setting registers (PW3nR: n = U, V, W). The 0000H state is repeated and then PW3C begins counting upward. At that time, the value of the PW3CST bit changes from "0" to "1".

This operation continues until the RUN bit is reset to "0".

Figure 10-14 shows an operation example when up-counting switches to down-counting. Figure 10-15 shows an operation example when down-counting switches to up-counting.

**Figure 10-14  PW3C Operation During Up-Down-Counting**
**(Change from up-couning to down-counting)**

**Figure 10-15  PW3C Operation During Up-Down-Counting**
**(Change from down-couning to up-counting)**

### 10.4.1.2  Timing of PWM Output Change

If pin outputs are configured as PWM outputs, the size comparison between the contents of PW3C and PW3nR (n = U, V ,W) is output to the pins. (A high-level is output if PW3C $\geq$ PW3nR.) This size comparison output is delayed by 2 CPUCLK (2 cycles of the CPUCLK) and then output from the pins.

If 1/1CPUCLK has been selected as the count clock for the 3-phase PWM counter (PW3C), the timing at which output changes when PW3C $\geq$ PW3nR is shown in Figure 10-16 and the timing at which output changes when PW3C $\leq$ PW3nR is shown in Figure 10-17.  The timing at which output changes when 1/4 CPUCLK has been selected as the count clock is shown in Figure 10-18.



**Figure 10-16  Example Timing Diagram of Output Change When PW3C $\geq$ PW3nR (When the PW3C count clock is 1/1 CPUCLK)**



**Figure 10-17  Example Timing Diagram of Output Change When PW3C $\leq$ PW3nR (When the PW3C count clock is 1/1 CPUCLK)**

**Figure 10-18  Example Timing Diagram of Output Change When PW3C ≥ PW3nR
(When the PW3C count clock is 1/4 CPUCLK)**

### 10.4.1.3  Dead Time Timer (DTMn: n = 1,2,3) Operation (No Operation in Mode 2)

The dead time timers (DTMn: n = 1, 2, 3) operate as down-counters with a one-shot pulse output. If the output of the size comparator that is comparing the contents of PW3C and PW3nR (n = U, V, W) changes, DTMn (n = 1, 2, 3) will begin operation 2 CPUCLK (2 cycles of the CPUCLK) later.

When the contents of the dead time timer register (DTMR) are loaded into DTMn (n = 1, 2, 3 ), the one-shot pulse output begins and the DTMn (n = 1, 2, 3) count downward with the count clock selected by PW3CON1. The one-shot pulse output is completed when DTMn (n = 1, 2, 3) becomes 00H (underflow). DTMn (n = 1, 2, 3) is halted at FFH.

If the output of the size comparator changes during DTMn (n  = 1, 2, 3) operation, the contents of DTMR are reloaded into DTMn (n = 1, 2, 3) and downward counting begins (the dead time timer is restarted).

If the 3-phase PWM counter (PW3C) is halted during DTMn (n = 1, 2, 3) operation, the DTMn (n = 1, 2, 3) is also halted, and the contents are left unchanged.

An example of DTM1 operation in mode 1 and changes in the outputs of pins PWMU and PWMUB is described below. (Operation is similar for DTM2 and the PWMB and PWMVB pins, and for DTM3 and the PWMW and PWMWB pins.) Figure 10-19 shows a simplified diagram of the relation between dead time and changes in the pin output. Figure 10-20 shows an example of the activation timing when the count clocks of both the 3-phase PWM counter (PW3C) and DTM1 are 1/1 CPUCLK. Figure 10-21 shows an operation example at completion of the dead time. Figure 10-22 shows an example of the activation timing when the count clock of the 3-phase PWM counter (PW3C) is 1/1 CPUCLK and the DTM1 count clock is 1/4 CPUCLK.

[Note]
If a count clock other than CPUCLK is selected as the count clock for DTMn (n = 1, 2, 3), the dead time may decrease by a maximum amount of (1 dead time clock - 1 CPUCLK).



**Figure 10-19  Relation between Dead Time and Pin Output Change**

**Figure 10-20  Example Timing Diagram of Dead Timer Activation**
**(PW3C clock = DTM clock = 1/1 CPUCLK)**



**Figure 10-21  Example Operation at Completion of Dead Time Timer**
**(PW3C clock = DTM clock = 1/1 CPUCLK)**

**Figure 10-22  Example Timing Diagram of Dead Timer Activation
(PW3C clock = 1/1 CPUCLK, DTM clock = 1/4 CPUCLK)**

### 10.4.1.4 Timing of Output Pattern Switching

**(1) Output pattern switching by compare-match signal from compare out module of capture/compare timer**

For a summary of the compare out module, refer to Chapter 9.

The contents of OTST3BFR are loaded into OTST3R and the contents of OUT3BFR are loaded into OUT3R at the falling edge of the compare-match signal from the compare out module of the capture/compare timer. Pin output changes 1 CPUCLK later.

Figure 10-23 shows an example of the timing of output pattern switching when 1/1 CPUCLK is selected as the count clock for the free running counter (FRC) in the capture/compare timer. Figure 10-24 shows an example of the timing of output pattern switching when 1/4 CPUCLK is selected as the count clock of the free running counter (FRC).



**Figure 10-23 Example Timing Diagram of Output Pattern Switching**
**by the Compare-Match Signal**
**(FRC count CLK = 1/1 CPUCLK)**

| | |
|---|---|
| CPUCLK | |
| FRC count CLK (1/4 CPUCLK) | |
| FRC contents | 0FFH　100H　101H　102H |
| CMPR contents | 100H |
| FRC and CMPR match | |
| FRC and CMPR matching signal | |
| Compare-match signal | |
| OTST3R contents (6 bits) | 15H　2AH |
| OTST3BFR contents (6 bits) | 2AH |
| OUT3R contents (6 bits) | 00H　3FH |
| OUT3BFR contents (6 bits) | 3FH |
| Pin output | OLD DATA　NEW DATA |

**Figure 10-24  Example Timing Diagram of Output Pattern Switching
by the Compare-Match Signal
(FRC count CLK = 1/4 CPUCLK)**

**(2)  Output pattern switching by software**

Changes of the pin output are triggered by setting the LDSWOTST bit to "1". The LDSWOTST bit is set only for 1 CPUCLK and then automatically reset to "0". For example, after the LDSWOTST bit is set to "1" with a "SB LDSWOTST" instruction, the contents of OTST3BFR are loaded into OTST3R and the contents of OUT3BFR are loaded into OUT3R at the falling edge of the LDSWOTST bit. Pin output changes 1 CPUCLK later.

Figure 10-25 shows an example of the timing of output pattern switching.



**Figure 10-25  Example Timing Diagram of Output Pattern Switching by the Software**

### 10.4.1.5  Loading of Duty Setting Buffer Registers (PW3nBFR: n = U, V, W) into Duty Setting Registers (PW3nR: n = U, V, W) by Software

Loading is triggered by setting the corresponding bits of the load switch register (LDSW) to "1". Each bit is set only for 1 CPUCLK and then automatically reset to "0". For example, to load the contents of PW3UBFR into PW3UR, set the LDSWPWU bit to "1" with a "SB LDSWPWU" or other instruction. After the LDSWPWU bit is set to "1", the contents of PW3UBFR are loaded into PW3UR at the falling edge of the bit.
Figure 10-26 shows the loading of PW3nBFR into PW3nR.



**Figure 10-26  Loading PW3nBFR into PW3nR by Software**

### 10.4.1.6 Changing Pin Output by $\overline{\text{INACT}}$ Pin Input

If an abnormality (such as overcurrent) occurs in the motor, the motor can be protected by inputting that error detection signal to the $\overline{\text{INACT}}$ pin. This bypasses the software to set the output of the 3-phase output pin to the inactive level (inverted value of ACL3R). The NMI (non-maskable interrupt) pin is located next to the $\overline{\text{INACT}}$ pin. If these pins are shorted together, a NMI interrupt will be generated and processing can be performed by the software.

To prevent noise from causing erroneous operation, an analog filter and Schmitt circuit (to invalidate pulses of width less than 50 µs, such as noize etc.) are internal to the $\overline{\text{INACT}}$ pin. With bit 6 (EINACTB) of 3-phase PWM control register 0 (PW3CON0) set to "1", when the $\overline{\text{INACT}}$ pin input changes from a high-level to low-level (active-low), bit 5 (WOTE) of 3-phase PWM control register 0 (PW3CON0) is asynchronously (with respect to the internal system clock) reset to "0", and the 3-phase output pin will output the inversion of the value set in the 3-phase output active level setting register (ACL3R). (Inactive level output)

In this state, the output will not change if the $\overline{\text{INACT}}$ pin input changes from a low-level to a high-level. (This state is maintained.) To output PWM again, raise the $\overline{\text{INACT}}$ pin input to a high-level and then set bit 5 (WOTE) of 3-phase PWM control register 0 (PW3CON0) to "1".

Figure 10-27 shows an example of changing the output by $\overline{\text{INACT}}$ pin input.



CPUCLK

$\overline{\text{INACT}}$pin

ACL3R contents (6 bits)  3FH

PWM output pins (6 bits)  OLD DATA  00H

**Figure 10-27  Example of Changing the Output by $\overline{\text{INACT}}$ Pin Input**

### 10.4.1.7  Relation between Duty Setting Registers (PW3nR: n = U, V, W), 3-Phase PWM Cycle Setting Register (PW3CYR) and Pin Output

Pin output is described below for the case when the active level has been set to "low active".

(1)  PW3CYR < PW3nR

Mode 1: Positive phase output = low-level output, Reverse phase output = high-level output
Modes 2, 3: Each pin output = low-level output

(2)  $0000H \leq PW3nR \leq PW3CYR$

PWM will be output. If the value of PW3nR is increased, the high-level will become shorter.
Figure 10-28 shows an example of PWM output in mode 1. With PW3nR = PW3CYR, 100% duty cannot be achieved because the positive phase output is at a minimum and dead time occurs twice. With PW3nR = 0000H, there is dead time at the beginning of the cycle during setup, however the duty becomes 0% after the next cycle.
Figure 10-29 shows an example of PWM output in mode 2. With PW3nR = PW3CYR, 100% duty cannot be achieved because of the remaining pulse output per 1 clock cycle. With PW3nR = 0000H, the duty becomes 0%.
Figure 10-30 shows an example of PWM output in mode 3. This mode is basically the same as mode 2, however the difference is that there is dead time in mode 3. With PW3nR = PW3CYR, 100% duty cannot be achieved because output is at a minimum and dead time occurs twice. With PW3nR = 0000H, the duty becomes 0%.
100% duty is referred to as low-level output and 0% duty as high-level output.

**Figure 10-28  Example PWM Output in Mode 1**
**(Active level: low-level, PW3C: up-down-counter)**



**Figure 10-29  Example PWM Output in Mode 2**
**(Active level: low-level, PW3C: up-down-counter)**



**Figure 10-30  Example PWM Output in Mode 3**
**(Active level: low-level, PW3C: up-down-counter)**

(3)  PW3CYR = 0000H

Mode 1: Positive phase output = high-level output, Reverse phase output = low-level output
Modes 2, 3: Each pin output = high-level output

### 10.4.2  Operation Examples in Each Mode

### 10.4.2.1  Mode 1 Operation Example 1

Figure 10-31 shows an example of PWMU output and PWMUB output (U-phase) for the 3-phase AC motor control waveform described in the mode 1 register setting example 1 of section 10.3.2.3. PWMV output, PWMVB output (V-phase), PWMW output, and PWMWB output (W-phase) operate in the same manner.

PW3C begins counting when the PW3CRUN bit is set to "1". With PW3C $\leq$ PW3UR, the PWMU pin (positive phase) outputs a low-level and the PWMUB (reverse phase) outputs a high-level. If PW3C $\geq$ PW3UR, the output of the size comparator changes from a low-level to a high-level, the dead time timer is activated, and PWMU (positive phase) changes from a low-level to a high-level. When the dead time timer halts, the PWMUB (reverse phase) pin output changes from a high-level to a low-level.

PW3C continues upward counting. If PW3C matches the contents of PW3CYR, an interrupt is generated and PW3C begins counting downward. If necessary, the next duty value is set in PW3UBFR and the next PWM cycle is set in PW3CYBFR within the interrupt processing routine.

PW3C continues downward counting. If PW3C $\leq$ PW3UR, the output of the size comparator changes from a high-level to a low-level, the dead time timer is activated, and the PWMUB (reverse phase) pin output changes from a low-level to a high-level. When the dead time timer halts, the PWMU (positive phase) pin output changes from a high-level to a low-level. PW3C continues downward counting. If underflow of PW3C occurs, an interrupt is generated, the contents of PW3CYBFR are loaded into PW3CYR, the contents of PW3UBFR are loaded into PW3UR, a count value of 0000H is repeated twice and then upward counting begins. If necessary, the next duty value is set in PW3UBFR and the next PWM cycle is set in PW3CYBFR within the interrupt processing routine.

The 3-phase AC motor driving waveform is generated in this manner.

**10**

Load PW3UR
Load PW3CYR
Interrupt request generated

PW3C = PW3CYR    PW3C underflow    PW3C = PW3CYR

PW3CYR contents

PW3C contents

0000H

Size comparison output
(high-level output
when PW3UR ≤ PW3C)

Pulse output of
dead time timer

PWMU output

PWMUB output

PW3CYR contents

PW3UR contents

**Figure 10-31  Mode 1: 3-Phase AC Motor Control Waveform Output**
**Using Up-Down-Counter Mode, Example1**
$\left(\begin{array}{l}\textbf{Loading of PW3UR : when PW3C underflow occurs}\\\textbf{Active level} \qquad \textbf{: low-level}\end{array}\right)$

### 10.4.2.2  Mode 1 Operation Example 2

Figure 10-32 shows an example of PWMU output and PWMUB output (U-phase) for the 3-phase AC motor control waveform described in the mode 1 register setting example 2 of section 10.3.2.4. PWMV output, PWMVB output (V-phase), PWMW output, and PWMWB output (W-phase) operate in the same manner.

The only difference from operation example 1 is that PW3UBFR is loaded into PW3UR once every half PWM cycle. The contents of PW3UBFR are loaded into PW3UR when PW3C matches the contents of PW3CYR and when underflow of PW3C occurs.



**Figure 10-32  Mode 1:  3-Phase AC Motor Control Waveform Output**
**Using Up-Down-Counter Mode, Example2**
**Loading of PW3UR : when PW3C underflow occurs**
**and when PW3C = PW3CYR**
**Active level        : low-level**

### 10.4.2.3  Mode 2 Operation Example

Figure 10-33 shows an example of the 3-phase brushless DC motor control waveform described in the mode 2 register setting example of section 10.3.2.5. Output pattern switching can be implemented by the compare-match signal from the compare out module of the capture/compare timer or by the software. This example is described using the compare-match signal. To implement output pattern switching by the software, set the LDSWOTST bit (bit 3 of the LDSW register) to "1".

PW3C begins counting when the PW3CRUN bit is set to "1". PWM waveform generated by PW3C, PW3CYR and PW3nR (n = U, V, W) is output without dead time from the pins configured as PWM outputs by OTST3R and OUT3R settings. The level set by OUT3R is output from pins configured as level outputs by OTST3R and OUT3R settings.

The PW3C count advances. If the compare out module of the capture/compare timer generates a compare-match signal, the OTST3BFR contents are loaded into OTST3R, the OUT3BFR contents are loaded into OUT3R, and the pin output changes. The PW3C continues to advance. If a capture input (CAP input) occurs, an interrupt will be generated. In that interrupt processing routine, set the next timing for output pattern switching in CMPR, set the output state in OTST3BFR, and set the level output data in OUT3BFR. If the compare out module of the capture/compare timer generates another compare-match signal, the OTST3BFR contents are loaded into OTST3R, the OUT3BFR contents are loaded into OUT3R, and the pin output changes.

In this manner, a 3-phase brushless DC motor driving waveform is generated by output pattern switching utilizing the compare-match signal.

**Figure 10-33  Mode 2:  3-Phase Brushless DC Motor Control Waveform**
**Using Up-Counter Mode**
$\left(\begin{array}{l}\textbf{Active level} \qquad \textbf{: low-level} \\ \textbf{Output switching by compare-match signal}\end{array}\right)$

## 10.4.2.4  Mode 3 Operation Example

Figure 10-34 shows an example of the PWMU output and PWMUB output (U-phase) described in the mode 3 register setting example of section 10.3.2.6 with one output pin configured as a PWM output and another as a level output, and where the 3-phase PWM counter (PW3C) is reset when an event occurs. PWMV output, PWMVB output (V-phase), PWMW output, and PWMWB output (W-phase) operate in the same manner. Output pattern switching can be implemented by the compare-match signal from the compare out module of the capture/compare timer or by the software. This example is described using the software.

PW3C begins counting when the PW3CRUN bit is set to "1". PWM waveform generated by PW3C, PW3CYR, PW3nR (n = U, V, W) and DTMn (n = 1, 2, 3) is output with dead time from the pins configured as PWM outputs by OTST3R and OUT3R settings. The level set by OUT3R is output from pins configured as level outputs by OTST3R and OUT3R settings. In this example, the PWMU pin is a PWM output and the PWMUB pin is a high-level output. The PW3C count advances. When an event such as an external interrupt occurs, within that interrupt processing routine set OTST3BFR and OUT3BFR, set LDSWOTST to "1", write 0000H to PW3C, switch the output pattern, and reset the counter. At that time, the PWMU output setting changes from PWM output to level output, causing the dead time timer to activate. The PWMU pin is configured as a level output and outputs a high-level. The PWMUB pin is configured as a PWM output but instead of quickly changing from a high-level to a low-level, waits until after the dead time timer is halted and then changes to a low-level.

In this manner, external transistors connected to the positive/reverse phase pins are prevented from turning ON at the same time as the PWM output pattern is switched.

Example of output switching by software
when an event is generaged.

Perform the following operations within the event
(interrupt) processing routine:
• Set level output data and state
• Switch output
• Reset counter (write #0000h to PW3C)

**Figure 10-34  Mode 3:  Operation Example Using the Up-Counter Mode
to Switch PWM Output and Level Output**
( **Active level            : low-level** )
( **Output switching by software** )

### 10.5  3-Phase PWM Interrupts

When each 3-phase PWM interrupt factor occurs, the interrupt request flag (Q3PWM) is set to "1". The interrupt request flag (Q3PWM) is located in interrupt request register 2 (IRQ2). Interrupts can be enabled or disabled by the interrupt enable flag (E3PWM). The interrupt enable flag (E3PWM) is located in interrupt enable register 2 (IE2).

Three levels of priority can be set with the interrupt priority setting flags (P03PWM and P13PWM). The interrupt priority setting flags (P03PWM and P13PWM) are located in interrupt priority control register 4 (IP4).

Table 10-2 lists the vector address of each 3-phase PWM interrupt factor and the interrupt processing flags.

**Table 10-2  3-Phase PWM Vector Addresses and Interrupt Processing Flags**

| Interrupt factor | Vector address [H] | Interrupt request | Interrupt enable | Priority level | |
|---|---|---|---|---|---|
| | | | | 1 | 0 |
| PW3C under flow | 0030 | Q3PWM | E3PWM | P13PWM | P03PWM |
| PW3C and PW3CYR match | | | | | |
| Symbols (byte) of registers that contain interrupt processing flags | | IRQ2 | IE2 | IP4 | |
| | Reference page | 16-14 | 16-19 | 16-25 | |

For further details regarding interrupt processing, refer to Chapter 16, "Interrupt Processing Functions".

# PWM Function

# 11.  PWM Function

## 11.1  Overview

The ML66517/ML66Q517 contain 4 channels of PWM (Pulse Width Modulation) function that can vary the duty with a fixed cycle.  The resolution of each PWM channel is 8 bits.  Use of this function as 2 channels of PWM with 16-bit resolution is also possible.
The ML66Q515/ML66514 contain 2 channels of PWM function that can very the dury with a fixed cycle.  The resolution of each PWM channel is 8 bits.
These 2 channels can be used as one PWM channel with 16-bit resolution.  When used as a 16-bit PWM, a high-speed mode is available that does not degrade the resolution of PWM output.

## 11.2  PWM Configuration

The ML66517/ML66Q517 have two sets of 2-channel 8-bit PWMs (8-bit PWM0 and 8-bit PWM1) that share a common counter.  These can be cascaded and used as 16-bit PWM (16-bit mode).

The ML66Q515/ML66514 have two sets of 8-bit PWM channel (8-bit PWM 0 and 8-bit PWM1), each of which has a counter.  These counters can be cascaded and used as a 16-bit PWM (16-bit mode).

Figure 11-1 shows the PWM configuration of the ML66517/ML66Q517 and Figure 11-2 shows the PWM configuration of the ML66515/ML66514.



PWCY0, PWCY1: PWM cycle register (8 bits)
PWC0, PWC1: PWM counter (8 bits)
PWR0 to PWR3: PWM register (8 bits)
PWM0OUT to PWM3OUT: PWM output pin
PWINT0 to PWINT3: Interrupt request

**Figure 11-1  PWM Configuration of ML66517/ML66Q517**

PWCY0, PWCY1:  PWM cycle register (8 bits)
PWC0, PWC1:  PWM counter (8 bits)
PWR0, PWR1:  PWM register (8 bits)
PWM0OUT, PWM1OUT:  PWM output pin
PWINT0, PWINT1:  Interrupt request

**Figure 11-2  PWM Configuration of ML66Q515/ML66514**

## 11.3 PWM Register

Table 11-1 lists a summary of SFRs for PWM control.

**Table 11-1  Summary of SFRs for PWM Control**

| Address [H] | Name | | Symbol (byte) | Symbol (word) | R/W | 8/16 Operation | Initial value [H] | Reference page |
|---|---|---|---|---|---|---|---|---|
| 0090 | PWM register 0 | | PWR0 | PWR01 | R/W | 8/16 | 00 | 11-5 |
| 0091 | PWM register 1 | | PWR1 | | | | 00 | |
| 0092 | PWM register 2 | *1 | PWR2 | PWR23 | R/W | 8/16 | 00 | 11-5 |
| 0093 | PWM register 3 | *1 | PWR3 | | | | 00 | |
| 0094 | PWM cycle register 0 | | PWCY0 | PWCY | R/W | 8/16 | 00 | 11-4 |
| 0095 | PWM cycle register 1 | | PWCY1 | | | | 00 | |
| 0096 | PWM counter 0 | | PWC0 | PWC | R/W | 8/16 | 00 | 11-4 |
| 0097 | PWM counter 1 | | PWC1 | | | | 00 | |
| 0098 | PWM control register 0 | | PWCON0 | — | R/W | 8 | 00 | 11-5 |
| 0099 | PWM control register 1 | | PWCON1 | — | R/W | 8 | FE | 11-7 |

[Notes]
1. For details, refer to Chapter 20, "Special Function Registers (SFRs)".

2. The register marked with *1 is not included in the ML66Q515/ML66514.

**11**

## 11.3.1 Description of PWM Registers

**(1)    PWM counters (PWC0, PWC1)**
The PWM counters (PWC0, PWC1) are 8-bit up-counters. When overflow occurs, the value in PWM cycle registers (PWCY0, PWCYC1) is loaded into PWC0 and PWC1.

PWC0 and PWC1 can be read from and written to by the program.  PWC0 and PWC1 can also be accessed as 16-bit PWC.  During a 16-bit access, PWC1 is the upper 8 bits and PWC0 is the lower 8 bits of PWC.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), PWC0 and PWC1 become 00H.

[Note]
Writing a count value to PWC0 causes the same value to also be written to PWM cycle register 0 (PWCY0).  Similarly, writing a count value to PWC1 causes the same value to also be written to PWM cycle register 1 (PWCY1).

**(2)    PWM cycle registers (PWCY0, PWCY1)**
The PWM cycle registers  (PWCY0, PWCY1) are 8-bit registers that set the PWM cycle.

PWCY0 and PWCY1 can be read from and written to by the program.  PWCY0 and PWCY1 can also be accessed as 16-bit PWCY.  During a 16-bit access, PWCY1 is the upper 8 bits and PWCY0 is the lower 8 bits of PWCY.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), PWCY0 and PWCY1 become 00H.

[Note]
The cycle set in PWCY0 must be longer than the duty value set by PWR0 and PWR2. Also, the cycle set in PWCY1 must be longer than the duty value set by PWR1 and PWR3. During the 16-bit mode, the cycle set in PWCY must be longer than the duty value set in PWR01 and PWR23.

**(3)  PWM registers (PWR0 to PWR3)**

The PWM registers (PWR0 to PWR3) are 8 bit registers that set the duty value.  The duty value setting for PWR0 and PWR2 is limited to within the cycle range set by PWCY0.  Also, the duty value setting for PWR1 and PWR3 is limited to within the cycle range set by PWCY1.

PWR0 to PWR3 can be read from and written to by the program.  PWR0 and PWR1 can also be accessed as the 16-bit PWR01.  PWR2 and PWR3 can also be accessed as the 16-bit PWR23.  During a 16-bit access, PWR1 is the upper 8 bits and PWR0 is the lower 8 bits of PWR01, and PWR3 is the upper 8 bits and PWR2 is the lower 8 bits of PWR23.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), PWR0 to PWR3 become 00H.

[Notes]
1.  During the 16-bit mode, the duty valu set by PWR01 and PWR23 is limited to within the cycle range set by PWCY.

2.  PWR2/PWR3/PWR23 are not included in the ML66Q515/ML66514.

**(4)  PWM control register 0 (PWCON0)**

The PWM control register 0 (PWCON0) consists of 8 bits.  PWCON0 starts and stops the PWM counters (PWC0, PWC1), selects the counter clock, and specifies the interrupt factor of PWINT0 and PWINT1.

PWCON0 can be read from and written to by the program.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), PWCON0 becomes 00H.

Figure 11-3 shows the PWCON0 configuration.

**11**

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---|---|---|---|---|---|---|---|---|---|
| PWCON0 | PWC1OV | PWCK11 | PWCK10 | PW1RUN | PWC0OV | PWCK01 | PWCK00 | PW0RUN | Address: 0098 [H] |
| At reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | R/W access: R/W |

| 0 | Stop PWC0 |
|---|---|
| 1 | Operate PWC0 |

| PWCK0 | | PWC0 input clock |
|---|---|---|
| 1 | 0 | |
| 0 | 0 | 1/1 CPUCLK |
| 0 | 1 | 1/2 TBCCLK |
| 1 | 0 | 1/4 TBCCLK |
| 1 | 1 | TM9 overflow |

| 0 | PWINT0 = PWC0 and PWR0 match |
|---|---|
| 1 | PWINT0 = PWC0 overflow |

| 0 | Stop PWC1 |
|---|---|
| 1 | Operate PWC1 |

| PWCK1 | | PWC1 input clock |
|---|---|---|
| 1 | 0 | |
| 0 | 0 | 1/1 CPUCLK |
| 0 | 1 | 1/2 TBCCLK |
| 1 | 0 | 1/4 TBCCLK |
| 1 | 1 | PWC0 overflow (16-bit mode) |

| 0 | PWINT1 = PWC1 and PWR1 match |
|---|---|
| 1 | PWINT1 = PWC1 overflow |

**Figure 11-3  PWCON0 Configuration**

**(5)  PWM control register 1 (PWCON1)**
The PWM control register 1 (PWCON1) consists of 1 bit. PWCON1 register is used to select normal mode or high-speed mode of PWM. If bit 0 (PWHSM) is set to "1", the mode changes to high-speed mode.  High-speed mode can only be used during the 16-bit mode.

PWCON1 can be read from or written to by the program.  However, write operations are invalid for bits 1 through 7.  If read, a value of "1" will always be obtained for bits 1 through 7.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), PWCON1 becomes FEH.

Figure 11-4 shows the PWCON1 configuration.

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---|---|---|---|---|---|---|---|---|---|
| PWCON1 | — | — | — | — | — | — | — | PWHSM | Address: 0099 [H] |
| At reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | R/W access: R/W |

| 0 | Normal mode |
|---|---|
| 1 | High-speed mode |

"—" indicates a nonexistent bit.
When read, its value will be "1."

**Figure 11-4  PWCON1 Configuration**

[Note]
   High-speed mode is only valid when 16-bit PWM is used.

**11**

## 11.3.2 Example of PWM-related Register Settings

• **8-bit PWM settings**

**(1)   Port 7 mode register (P7IO)**
If PWM0OUT is to be used, set bit 6 (P7IO6) to "1" to configure the port as an output.  If PWM1OUT is to be used, set bit 7 (P7IO7) to "1" to configure the port as an output.

**(2)   Port 8 mode register (P8IO)**
If PWM2OUT is to be used, set bit 6 (P8IO6) to "1" to configure the port as an output.  If PWM3OUT is to be used, set bit 7 (P8IO7) to "1" to configure the port as an output. PWM2OUT and PWM3OUT are not included in the ML66Q515/ML66514.

**(3)   Port 7 secondary function control register (P7SF)**
If PWM0OUT is to be used, set bit 6 (P7SF6) to "1" to configure the port as a secondary function output.  If PWM1OUT is to be used, set bit 7 (P7SF7) to "1" to configure the port as a secondary function output.  When PWM is halted, the port is fixed to "1".

**(4)   Port 8 secondary function control register (P8SF)**
If PWM2OUT is to be used, set bit 6 (P8SF6) to "1" to configure the port as a secondary function output.  If PWM3OUT is to be used, set bit 7 (P8SF7) to "1" to configure the port as a secondary function output.  When PWM is halted, the port is fixed to "1".  PWM2OUT and PWM3OUT are not included in the ML66Q515/ML66514.

**(5)   PWM counters (PWC0, PWC1)**
Set these counters with the value at which to start counting.  Writing to PWC0 and PWC1 causes the same value to be simultaneously and automatically written to PWCY0 and PWCY1.

**(6)   PWM cycle registers (PWCY0, PWCY1)**
If PWM0OUT and PWM2OUT are to be used, set the PWM cycle in PWCY0. If PWM1OUT and PWM3OUT are to be used, set the PWM cycle in PWCY1.
PWM2OUT and PWM3OUT are not included in the ML66Q515/ML66514.

**(7)   PWM registers (PWR0 to PWR3)**
If PWMnOUT are to be used, set the desired output duty value in PWRn (where n = 0 to 3). Set a value for PWR0 and PWR2 that is larger than the value of PWCY0.  Set a value for PWR1 and PWR3 that is larger than the value of PWCY1.
PWM2OUT, PWM3OUT, PWR2, and PWR3 are not included in the ML66Q515/ML66514.

**(8)  PWM control register 0 (PWCON0)**
If PWM0OUT and PWM2OUT are to be used, set the count clock for PWM counter 0 (PWC0) with bits 1 and 2 (PWCK00, PWCK01), and specify the interrupt factor that will initiate a PWINT0 interrupt request with bit 3 (PWC0OV).  If bit 0 (PW0RUN) is set to "1", the PWM counter 0 (PWC0) begins counting.  If reset to "0" the counting is halted.

If PWM1OUT and PWM3OUT are to be used, set the count clock for PWM counter 1 (PWC1) with bits 5 and 6 (PWCK10, PWCK11), and specify the interrupt factor that will initiate a PWINT1 interrupt request with bit 7 (PWC1OV).  If bit 4 (PW1RUN) is set to "1", the PWM counter 1 (PWC1) begins counting.  If reset to "0" the counting is halted.
PWM2OUT and PWM3OUT are not included in the ML66Q515/ML66514.

[Equation to Calculate 8-Bit PWM Cycle]

$f_{(PWM8)}$ = PWCLK / (256 − PWCYn)      $f_{(PWM8)}$ : PWM cycle [Hz]
                                         PWCLK : PWM input clock frequency [Hz]
                                         PWCYn : Value of PWCY0 or PWCY1 (8 bits)

- **16-bit PWM settings**

**(1)  Port 7 mode register (P7IO)**
If PWM1OUT is to be used, set bit 7 (P7IO7) to "1" to configure the port as an output.

**(2)  Port 8 mode register (P8IO)**
If PWM3OUT is to be used, set bit 7 (P8IO7) to "1" to configure the port as an output.
PWM3OUT is not included in the ML66Q515/ML66514.

**(3)  Port 7 secondary function control register (P7SF)**
If PWM1OUT is to be used, set bit 7 (P7SF7) to "1" to configure the port as a secondary function output.  When PWM is halted, the port is fixed to "1".

**(4)  Port 8 secondary function control register (P8SF)**
If PWM3OUT is to be used, set bit 7 (P8SF7) to "1" to configure the port as a secondary function output.  When PWM is halted, the port is fixed to "1".  PWM3OUT is not included in the ML66Q515/ML66514.

**(5)  PWM counters (PWC0, PWC1)**
Set these counters with the value at which to start counting.  Writing to PWC causes the same value to be simultaneously and automatically written to PWCY.

**(6)  PWM cycle register (PWCY)**
Set the PWM cycle in PWCY.

**(7)  PWM registers (PWR01, PWR23)**
If PWM1OUT is to be used, set the desired output duty value in PWR01.  If PWM3OUT is to be used, set the desired output duty value in PWR23.  Set a value for PWR01 and PWR23 that is larger than the value of PWCY.
PWM3OUT and PWR23 are not included in the ML66Q515/ML66514.

**11**

**(8)**    **PWM control register 0 (PWCON0)**
Setting both bits 5 and 6 (PWCK10 and PWCK11) to "1" cascades the two counters (16-bit mode) so that overflow of PWM counter 0 (PWC0) is the clock input to PWM counter 1 (PWC1), thereby forming 16-bit PWM counter (PWC).  Bits 1 and 2 (PWCK00 and PWCK01) specify the count clock.  Bits 3 and 7 (PWC0OV and PWC1OV) specify the interrupt factor for PWINT0 and PWINT1 interrupt requests.  Leaving bit 4 (PW1RUN) set to "1" allows starting and stopping during the 16-bit mode to be controlled with only bit 0 (PW0RUN).

**(9)**    **PWM control register 1 (PWCON1)**
Bit 0 (PWHSM) specifies normal 16-bit mode or high-speed mode.  During the high-speed mode, starting and stopping can be controlled with only bit 4 (PW1RUN) of PWCON0.

[Equation to Calculate 16-Bit PWM Cycle]

$f_{(PWM16)}$ = PWCLK / (65536 – PWCY)        $f_{(PWM16)}$ : PWM cycle [Hz]
                                            PWCLK : PWM input clock frequency [Hz]
                                            PWCY   : Value of PWCY (16 bits)

## 11.4 PWM Operation

### 11.4.1 PWM Operation During 8-bit Mode

During the 8-bit mode, PWM output can use the four output pins of PWM0OUT through PWM3OUT.

PWM is started by setting the corresponding RUN bit (PW0RUN, PW1RUN) to "1".  When the corresponding RUN bit becomes 1, PWC0 and/or PWC1 begin counting, at the same time the output flip-flop is set to "1", and a High level is output from the PWMnOUT pin (where n = 0 to 3).  PWC0 and PWC1 continue to count upward.  When their value matches the contents of the corresponding PWRn, an interrupt request is generated, the output flip-flop is reset to "0", and a Low level is output from the PWMnOUT pin.  If PWC0 and PWC1 overflow, the output flip-flop is set to "1", and the PWMnOUT pin outputs a High level.  Also, the value of PWCY0 and PWCY1 is loaded into PWC0 and PWC1.  Thereafter, until the RUN bit is reset to "0", this operation will repeat and the duty controlled waveform will be output from the PWMnOUT pin.  By resetting the RUN bit to "0", the PWMnOUT pin is fixed to "1".

[Notes]
1. Depending upon the count clock selected for PWC0 and PWC1, immediately after PWM is started, the PWM output duty may be shortened (for one cycle only).

   If the value of PWC0 and PWC1 is 00H, and the value of the corresponding PWRn is 00H, the duty output is 1/256.  Increasing the value of PWRn increases the output duty (High level).  If the value of PWRn is FFH, the output is 256/256 or 100% duty.  To realize 0/256 or 0% duty, use the port 1 primary function since 0% duty cannot be realized with the PWM function.

2. The PWM2OUT pin and PWM3OUT pin are not included in the ML66Q515/ML66514.

Figure 11-5 shows an example of PWM output operation.

### 11.4.2 PWM Operation During 16-bit Mode

During the 16-bit mode, PWM output can use the two output pins of PWM1OUT and PWM3OUT.

PWM is started by first setting PW1RUN to "1", and then by setting PWM0RUN to "1". When the RUN bit becomes 1, PWC begins counting, the output flip-flop is simultaneously set to "1", and a High level is output from the PWM1OUT pin (PWM3OUT pin). PWC continues to count upward. When its value matches the contents of PWR01 (PWR23), a PWINT1 (PWINT3) interrupt request is generated, the output flip-flop is reset to "0", and a Low level is output from the PWM1OUT pin (PWM3OUT pin). If PWC overflows, the output flip-flop is set to "1", and the PWM1OUT pin (PWM3OUT pin) outputs a High level. Also, the value of PWCY is loaded into PWC. Thereafter, until the RUN bit is reset to "0", this operation will repeat and the duty controlled waveform will be output from the PWM1OUT pin (PWM3OUT pin). By resetting the RUN bit to "0", the PWMnOUT is not fixed to "1".

However, even in the 16-bit mode, an interrupt request (PWINT2) is generated when the value of PWC0 (lower 8 bits of PWC) matches that of PWR2 (lower 8 bits of PWR23). Also, a PWINT0 interrupt is generated when the value of PWC0 (lower 8 bits of PWC) matches that of PWR0 (lower 8 bits of PWR01), and an interrupt request (PWINT0) is generated when PWC0 overflows.

[Notes]
1. Depending upon the count clock selected for PWC, immediately after PWM is started, the PWM output duty may be shortened (for one cycle only).

   If the value of PWC is 0000H, and the value of PWR01 (PWR23) is 0000H, the duty output is 1/65536. Increasing the value of PWR01 (PWR23) increases the output duty (High level). If the value of PWR01 (PWR23) is FFFFH, the output is 65536/65536 or 100% duty. To realize 0/65536 or 0% duty, use the port 1 primary function since 0% duty cannot be realized with the PWM function.

2. The PWM3OUT are not included in the ML66Q515/ML66514.

**11**

Figure 11-5 shows an example of PWM output operation. Figure 11-6 shows an example of the timing at which PWM output changes.

**Figure 11-5  Example of PWM Output Operation**



**Figure 11-6  Example of PWM Output Change Timing**

### 11.4.3 PWM Operation During High-Speed Mode

During the 16-bit mode, setting bit 0 (PWHSM) of PWCON1 to "1" changes the mode to the high-speed mode.  In the high-speed mode, as shown in Figure 11-7, overflow of the upper 8 bits of PWC cause the lower 8 bits of PWC to be incremented.  The contents of PWC and PWR are compared, and a High level is output while PWC ≤ PWR.



**Figure 11-7  PWM Output Waveform During High-Speed Mode**

The PWM output in the normal 16-bit mode is 1 pulse per cycle as specified by PWCY. Therefore, when PWCY is 0000H (longest cycle), the PWM output is approximately 381 Hz (for a main clock of 25 MHz).  In the high-speed mode, a maximum of 256 pulses are output in the cycle specified by PWCY.  The PWM output can achieve the high-speed of 97.5 kHz (for a main clock of 25 MHz).  With 256 pulses, because the sum of High and Low intervals is the same as for the 16-bit mode, there is no change in PWM resolution.

Figure 11-8 shows an example of PWM output during the high-speed mode when PWCY is 0000H (longest cycle).

PWM Register value



**Figure 11-8  Example of PWM Output During High-Speed Mode**

## 11.5 PWM Interrupts

When each PWM interrupt factor occurs, the corresponding interrupt request flag is set to "1".  Interrupt request flags are located in interrupt request register 4 (IRQ4).

Interrupts can be enabled or disabled by the interrupt enable flag corresponding to each interrupt factor.  The interrupt enable flags are located in interrupt enable register 4 (IE4).

Three levels of priority can be set with the interrupt priority setting flag corresponding to each interrupt factor.  The interrupt priority setting flags are located in interrupt priority control register 8 (IP8).

Table 11-2 lists the vector address of each PWM interrupt factor and the interrupt processing flags.

**Table 11-2  PWM Vector Addresses and Interrupt Processing Flags**

| Interrupt factor | Vector address [H] | Interrupt request | Interrupt enable | Priority level | |
|---|---|---|---|---|---|
| | | | | 1 | 0 |
| Overflow of PWC0 | 006A | QPWM0 | EPWM0 | P1PWM0 | P0PWM0 |
| Match of PWC0 and PWR0 | | | | | |
| Overflow of PWC1 | 006C | QPWM1 | EPWM1 | P1PWM1 | P0PWM1 |
| Match of PWC1 and PWR1 | | | | | |
| Match of PWC0 and PWR2 | 006E | QPWM2 | EPWM2 | P1PWM2 | P0PWM2 |
| Match of PWC1 and PWR3 | 0070 | QPWM3 | EPWM3 | P1PWM3 | P0PWM3 |
| Symbols (BYTE) of registers that contain interrupt processing flags | | IRQ4 | IE4 | IP8 | |
| | Reference page | 16-16 | 16-21 | 16-29 | |

For further details regarding interrupt processing, refer to Chapter 16, "Interrupt Processing Functions".

[Note]
ML66Q515/ML66514 do not have interrupt processing flags regarding Match of PWC0 and PWR2 and Match of PWC1 and PWR3.

**11**

# Serial Port Functions

# 12. Serial Port Functions

## 12.1 Overview

The ML66517 family has two UART/Synchronous receiver transmitter serial port channels (SIO1 and SIO6).

## 12.2 Serial Port Configuration

Figure 12-1 shows the configuration of the serial ports.



**Figure 12-1  Serial Port Configuration**

12

## 12.3  Serial Port Registers

Table 12-1 lists a summary of SFRs for control of the serial port functions.

**Table 12-1  Summary of SFRs for Serial Port Function Control**

| Address [H] | Name | Symbol (byte) | Symbol (word) | R/W | 8/16 Operation | Initial value [H] | Reference page |
|---|---|---|---|---|---|---|---|
| 0084 | SIO1 transmit control register | ST1CON | — | R/W | 8 | 04 | 12-4 |
| 0085 | SIO1 receive control register | SR1CON | — | R/W | 8 | 00 | 12-6 |
| 0086 | SIO1 transmit-receive buffer register | S1BUF | — | R/W | 8 | Undefined | 12-10 |
| 0087 | SIO1 status register | S1STAT | — | R/W | 8 | 00 | 12-8 |
| 00F4 | SIO6 transmit control register | ST6CON | — | R/W | 8 | 04 | 12-16 |
| 00F5 | SIO6 receive control register | SR6CON | — | R/W | 8 | 00 | 12-18 |
| 00F6 | SIO6 transmit-receive buffer register | S6BUF | — | R/W | 8 | Undefined | 12-22 |
| 00F7 | SIO6 status register | S6STAT | — | R/W | 8 | 00 | 12-20 |

[Notes]
1.  Addresses are not consecutive in some places.

2.  For details, refer to Chapter 20, "Special Function Registers (SFRs)".

### 12.4  SIO1

The SIO1 has a UART mode and a synchronous mode.  Timer 4 is used as a baud rate generator exclusively for SIO1.

Table 12-2 lists specifications of SIO1.

**Table 12-2  SIO1 Specifications**

|  | UART mode | Synchronous mode |
|---|---|---|
| Data length | Selectable as 7 or 8 bits | Selectable as 7 or 8 bits |
| Parity | Odd, even, none | |
| Error service | Parity, overrun, framing | Overrun |
| Stop bit | Selectable as 1 or 2 bits | |
| Factors that generate interrupt requests | Transmit buffer empty, transmit complete, receive complete | Transmit buffer empty, transmit complete, receive complete |
| Full-duplex communication | Possible | Possible |
| Transmit-receive buffer | Both transmission and reception data are double buffered | Both transmission and reception data are double buffered |
| Max. communication speed (f = 25 MHz) | 1.563 Mbps | 6.25 Mbps |
| Other | LSB first<br>An external clock can be used for the UART baud rate | LSB first<br>Master mode/ slave mode |

### 12.4.1 SIO1 Configuration

Figure 12-2 shows the SIO1 configuration.



BRG: Baud rate generator (timer 4)
S1BUF: Transmit-receive buffer register
ST1CON: SIO1 transmit control register
SR1CON: SIO1 receive control register
S1STAT: SIO1 status register

1/n: 1/n frequency dividing counter
TXD1: SIO1 transmit data output pin (P8_1)
TXC1: SIO1 transmit clock I/O pin (P8_3)
RXD1: SIO1 receive data input pin (P8_0)
RXC1: SIO1 receive clock I/O pin (P8_2)

**Figure 12-2  SIO1 Configuration**

## 12.4.2 Description of SIO1 Registers

**(1)    SIO1 transmit control register (ST1CON)**
The SIO1 transmit control register (ST1CON) is a 7-bit register that controls operation of SIO1 transmission.

ST1CON can be read from and written to by the program.  However, write operations are invalid for bit 2.  If read, a value of "1" will always be obtained for bit 2.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), ST1CON becomes 04H, the data length for SIO1 transmission is 8-bits, 2 stop bits are selected and the mode changes to UART mode with no parity.

The baud rate source is the same for transmission and reception.  It is set by the receive control register (SR1CON) to be described later.

[Note]
   If ST1CON is to be modified, make those changes after transmission is complete.  If ST1CON is modified before transmission is completed, the current transmission and future transmissions will not be executed correctly.

Figure 12-3 shows the ST1CON configuration.

[Description of each bit]
- ST1MOD (bit 0)
  ST1MOD specifies the transmission mode (UART or synchronous).
- ST1LN (bit 1)
  ST1LN specifies the SIO1 transmit data length.
- ST1STB/ST1SLV (bit 3)
  During the UART mode, ST1STB specifies the SIO1 stop bit length.
  During the synchronous mode, ST1SLV specifies master or slave operation.
- ST1PEN (bit 4)
  ST1PEN specifies whether there is parity during SIO1 transmission.  (Only valid during the UART mode)
- ST1ODD (bit 5)
  ST1ODD specifies the parity bit logic during SIO1 transmission. (Only valid during the UART mode)
- TR1MIE (bit 6)
  TR1MIE specifies whether to use the SIO1 transmit buffer empty signal as an interrupt request signal.
- TR1NIE (bit 7)
  TR1NIE specifies whether to use the SIO1 transmit complete signal as an interrupt request signal.

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---|---|---|---|---|---|---|---|---|---|
| ST1CON | TR1NIE | TR1MIE | ST1ODD | ST1PEN | ST1STB ST1SLV | — | ST1LN | ST1MOD | Address: 0084 [H] R/W access: R/W |
| At reset | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | |

| | | |
|---|---|---|
| | 0 | UART mode |
| | 1 | Synchronous mode |

| | | |
|---|---|---|
| | 0 | 8-bit transmit data length |
| | 1 | 7-bit transmit data length |

| | | |
|---|---|---|
| UART mode | 0 | 2 stop bits |
| (ST1STB) | 1 | 1 stop bit |

| | | |
|---|---|---|
| Synchronous mode | 0 | Master mode transmission |
| (ST1SLV) | 1 | Slave mode transmission |

| | | |
|---|---|---|
| UART mode | 0 | No parity |
| | 1 | Parity |

| | | |
|---|---|---|
| UART mode | 0 | Even parity |
| | 1 | Odd parity |

| | | |
|---|---|---|
| | 0 | Transmit buffer empty interrupt request disabled |
| | 1 | Transmit buffer empty interrupt request enabled |

| | | |
|---|---|---|
| | 0 | Transmit complete interrupt request disabled |
| | 1 | Transmit complete interrupt request enabled |

"—" indicates a nonexistent bit.
When read, its value will be "1."

**Figure 12-3  ST1CON Configuration**

12

**(2)    SIO1 receive control register (SR1CON)**
The SIO1 receive control register (SR1CON) is an 8-bit register that controls operation of SIO1 reception.

SR1CON can be read from and written to by the program.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), SR1CON becomes 00H and SIO1 reception is disabled.

[Note]
   If SR1CON is to be modified, first reset SR1REN (bit 7) to "0" and then implement the change.  If SR1CON is modified before SR1REN (bit 7) is reset to "0", the current reception and future receptions will not be executed correctly.

Figure 12-4 shows the SR1CON configuration.

[Description of each bit]
• SR1MOD (bit 0)
   ST1MOD specifies the reception mode (UART or synchronous).
• SR1LN (bit 1)
   SR1LN specifies the SIO1 receive data length.
• S1EXC (bit 2)
   S1EXC specifies the baud rate clock to be used by SIO1 during the UART mode.  (This clock is the same for both transmission and reception.  The shift clock has a frequency 1/16th of the clock specified here.)
• SR1SLV (bit 3)
   During the synchronous mode, ST1SLV specifies master or slave operation of SIO1. (Only valid during the synchronous mode)
• SR1PEN (bit 4)
   SR1PEN specifies whether there is parity during SIO1 reception. (Only valid during the UART mode)
• SR1ODD (bit 5)
   SR1ODD specifies the parity bit logic during SIO1 reception. (Only valid during the UART mode)
• RC1IE (bit 6)
   RC1IE specifies whether to use the SIO1 receive complete signal as an interrupt request signal.
• SR1REN (bit 7)
   SR1REN enables or disables SIO1 reception.

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|
| SR1REN | RC1IE | SR1ODD | SR1PEN | SR1SLV | S1EXC | SR1LN | SR1MOD |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

SR1CON
At reset

Address: 0085 [H]
R/W access: R/W

| | |
|---|---|
| 0 | UART mode |
| 1 | Synchronous mode |

| | |
|---|---|
| 0 | 8-bit receive data length |
| 1 | 7-bit receive data length |

UART mode

| | |
|---|---|
| 0 | Timer 4 overflow |
| 1 | External input |

Synchronous mode

| | |
|---|---|
| 0 | Master mode reception |
| 1 | Slave mode reception |

UART mode

| | |
|---|---|
| 0 | No parity |
| 1 | Parity |

UART mode

| | |
|---|---|
| 0 | Even parity |
| 1 | Odd parity |

| | |
|---|---|
| 0 | Receive complete interrupt request disabled |
| 1 | Receive complete interrupt request enabled |

| | |
|---|---|
| 0 | SIO1 reception disabled |
| 1 | SIO1 reception enabled |

**Figure 12-4  SR1CON Configuration**

12

**(3)    SIO1 status register (S1STAT)**

The SIO1 status register (S1STAT) consists of 6 bits.  Bits 0 through 2 save the SIO1 status (normal or error) after reception is completed.  Bits 3 through 5 save the status of SIO1 at the start and completion of transmission and reception.  However bits 0 through 2 are updated after the reception is completed.

S1STAT can be read from and written to by the program.  However, write operations are invalid for bits 6 and 7.  If read, a value of "0" will always be obtained for bits 6 and 7.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), S1STAT becomes 00H.

Figure 12-5 shows the S1STAT configuration.

[Description of each bit]
- FERR1 (bit 0)
  If the stop bit in the data received by SIO1 is "0", FERR1 is set to "1" (framing error).  This bit is only valid during the UART mode.
- OERR1 (bit 1)
  When the SIO1 reception is complete, if the previously received data has not been read by the program, OERR1 is set to "1" (overrun error).
- PERR1 (bit 2)
  If the parity bit in the data received by SIO1 does not match the parity of the data, PERR1 is set to "1" (parity error).  This bit is only valid during the UART mode.
- TR1EMP (bit 3)
  If the SIO1 transmit buffer empty signal is generated, TR1EMP is set to "1".
- TR1END (bit 4)
  If the SIO1 transmit complete signal is generated, TR1EMD is set to "1".
- RC1END (bit 5)
  If the SIO1 receive complete signal is generated, RC1END is set to "1".

[Note]
Once each bit of S1STAT is set to "1", the hardware does not reset the bits to "0".  Therefore, reset the bits to "0" with the program.

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| S1STAT | — | — | RC1END | TR1END | TR1EMP | PERR1 | OERR1 | FERR1 |
| At reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Address: 0087 [H]
R/W access: R/W

| | | |
|---|---|---|
| UART mode | 0 | No framing error |
| | 1 | Framing error |

| | |
|---|---|
| 0 | No overrun error |
| 1 | Overrun error |

| | | |
|---|---|---|
| UART mode | 0 | No parity error |
| | 1 | Parity error |

| | |
|---|---|
| 0 | Transmit buffer empty signal not generated |
| 1 | Transmit buffer empty signal generated |

| | |
|---|---|
| 0 | Transmit complete signal not generated |
| 1 | Transmit complete signal generated |

| | |
|---|---|
| 0 | Receive complete signal not generated |
| 1 | Receive complete signal generated |

"—" indicates a nonexistent bit.
When read, its value will be "0."

**Figure 12-5  S1STAT Configuration**

12

**(4)    SIO1 transmit-receive buffer register (S1BUF)**
The SIO1 transmit-receive buffer register (S1BUF) is an 8-bit register that stores the transmit and receive data for serial port transmission and reception.  Because S1BUF has a duplex configuration for transmission and reception, it operates as a transmission buffer when written to, and as a reception buffer when read from.

After the transmit data has been written to S1BUF, the transmit data is transferred to the transmit shift register and the transmit buffer empty signal is generated.  At that time, SIO1 will begin transmission.

After reception is complete, the contents of the receive shift register are transferred to S1BUF and at that time, the receive complete signal is generated.  The contents of S1BUF are saved until the next reception is completed.

During a 7-bit data reception, bit 7 of S1BUF is "1", and the 7 bits from bit 0 through bit 6 are the reception data.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), the value of S1BUF is undefined.

**(5)    SIO1 transmit shift register, receive shift register**
The transmit shift register and receive shift register are 8-bit shift registers that perform the actual shifting operation during transmission and reception.

The transmit shift register and receive shift register cannot be read from or written to by the program.

Table 12-3 lists SIO1 transmit-receive frame lengths.

**Table 12-3  SIO1 Transmit-Receive Frame Lengths**

| ST1PEN / SR1PEN | ST1STB | ST1LN / SR1LN | ST1MOD / SR1MOD | Transmit/Receive Frame Length |
|---|---|---|---|---|
| 0 | 0 | 0 | 0 | START  8-bit data  STOP STOP |
| 0 | 0 | 1 | 0 | START  7-bit data  STOP STOP |
| 0 | 1 | 0 | 0 | START  8-bit data  STOP |
| 0 | 1 | 1 | 0 | START  7-bit data  STOP |
| 1 | 0 | 0 | 0 | START  8-bit data  PARITY STOP STOP |
| 1 | 0 | 1 | 0 | START  7-bit data  PARITY STOP STOP |
| 1 | 1 | 0 | 0 | START  8-bit data  PARITY STOP |
| 1 | 1 | 1 | 0 | START  7-bit data  PARITY STOP |
| — | — | 0 | 1 | 8-bit data |
| — | — | 1 | 1 | 7-bit data |

## 12.4.3 Example of SIO1-related Register Settings

### 12.4.3.1 UART Mode Settings

- **Transmit settings**

**(1)  Port 8 mode register (P8IO)**
If TXD1 (transmit data output) is to be used, set bit 1 (P8IO1) to "1" to configure that port as an output.  If the baud rate clock is to be input externally, reset bit 2 (P8IO2) to "0" to configure that port as an input.

**(2)  Port 8 secondary function control register (P8SF)**
If TXD1 (transmit data output) is to be used, set bit 1 (P8SF1) to "1" to configure that port as a secondary function output.  If the baud rate clock is to be input externally, specify with bit 2 (P8SF2) whether the input will be pulled-up.

**(3)  SIO1 transmit control register (ST1CON)**
Reset bit 0 (ST1MOD) to "0" to change the mode to UART mode.  Specify the transmit data length with bit 1 (ST1LN).  Specify the stop bit length with bit 3 (ST1STB).  Specify whether there is parity with bit 4 (ST1PEN).  If parity is selected, specify the parity bit logic with bit 5 (ST1ODD).  With bit 6 (TR1MIE), specify whether interrupt requests are enabled or disabled when a transmit buffer empty signal occurs. With bit 7 (TR1NIE), specify whether interrupt requests are enabled or disabled when a transmit complete signal occurs.

**(4)  SIO1 receive control register (SR1CON)**
Specify with bit 2 (S1EXC) whether the baud rate clock is internal (overflow output of timer 4) or external (RXC1).

**(5)  SIO1 transmit-receive buffer register (S1BUF)**
Transmission is started by writing the transmit data to S1BUF.

- **Receive settings**

**(1)  Port 8 mode register (P8IO)**
If RXD1 (receive data input) is to be used, reset bit 0 (P8IO0) to "0" to configure that port as an input.  If the baud rate clock is to be input externally, reset bit 2 (P8IO2) to "0" to configure that port as an input.

**(2)  Port 8 secondary function control register (P8SF)**
Specify with bit 1 (P8SF0) whether the RXD1 pin will be pulled-up.  If the baud rate clock is to be input externally, specify with bit 2 (P8SF2) whether the input will be pulled-up.

**(3)    SIO1 receive control register (SR1CON)**
Reset bit 0 (SR1MOD) to "0" to change the mode to UART mode.  Specify the receive data length with bit 1 (SR1LN). Specify with bit 2 (S1EXC) whether the baud rate clock is internal (overflow output of timer 4) or external (RXC1).  Specify whether there is parity with bit 4 (SR1PEN).   If parity is selected, specify the parity bit logic with bit 5 (SR1ODD).  With bit 6 (RC1IE), specify whether interrupt requests are enabled or disabled when a receive complete signal occurs.  If bit 7 (SR1REN) is set to "1", reception is enabled and the reception operation is performed when data arrives.

## 12.4.3.2 Synchronous Mode Settings

• **Transmit settings**

**(1)    Port 8 mode register (P8IO)**
If TXD1 (transmit data output) is to be used, set bit 1 (P8IO1) to "1" to configure that port as an output. If the transmit clock is to be output externally (master mode), set bit 3 (P8IO3) to "1" to configure that port as an output. If the baud rate clock is to be input externally (slave mode), reset bit 3 (P8IO3) to "0" to configure that port as an input.

**(2)    Port 8 secondary function control register (P8SF)**
If TXD1 (transmit data output) is to be used, set bit 1 (P8SF1) to "1" to configure that port as a secondary function output. If the transmit clock is to be output externally (master mode), set bit 3 (P8SF3) to "1" to configure that port as a secondary function output. If the baud rate clock is to be input externally (slave mode), specify with bit 3 (P8SF3) whether the input will be pulled-up.

**(3)    SIO1 transmit control register (ST1CON)**
Set bit 0 (ST1MOD) to "1" to specify the mode to synchronous mode.  Specify the transmit data length with bit 1 (ST1LN).  Specify master or slave mode transmission with bit 3 (ST1STB). With bit 6 (TR1MIE), specify whether interrupt requests are enabled or disabled when a transmit buffer empty signal occurs. With bit 7 (TR1NIE), specify whether interrupt requests are enabled or disabled when a transmit complete signal occurs.

**(4)    SIO1 transmit-receive buffer register (S1BUF)**
Transmission is started by writing the transmit data to S1BUF.

- **Receive settings**

**(1)  Port 8 mode register (P8IO)**

If RXD1 (receive data input) is to be used, reset bit 0 (P8IO0) to "0" to configure that port as an input.  If the transmit clock is to be output externally (master mode), set bit 2 (P8IO2) to "1" to configure that port as an output.  If the transmit clock is to be input externally (slave mode), reset bit 2 (P8IO2) to "0" to configure that port as an input.

**(2)  Port 8 secondary function control register (P8SF)**

Specify with bit 0 (P8SF0) whether the RXD1 pin will be pulled-up.  If the transmit clock is to be output externally (master mode), set bit 2 (P8SF2) to "1" to configure that port as a secondary function output.  If the transmit clock is to be input externally (slave mode), specify with bit 2 (P8SF2) whether the input will be pulled-up.

**(3)  SIO1 receive control register (SR1CON)**

Set bit 0 (SR1MOD) to "1" to specify the mode to synchronous mode.  Specify the receive data length with bit 1 (SR1LN).  Specify the master or slave mode with bit 3 (SR1SLV).  With bit 6 (RC1IE), specify whether interrupt requests are enabled or disabled when a receive complete signal occurs.  If bit 7 (SR1REN) is set to "1", reception is enabled and the reception operation is performed when data arrives.

### 12.4.3.3  Baud Rate Generator (Timer 4) Settings

If overflow of timer 4 is selected for use as the baud rate clock, implement the following settings.

**(1)  General-purpose 8-bit timer 4 counter (TM4C)**

Set the timer value that will be valid at the start of counting.  When writing to TM4C, the same value will also be simultaneously and automatically written to the general-purpose 8-bit timer 4 register (TM4R).

**12**

**(2)  General-purpose 8-bit timer 4 control register (TM4CON)**

Bits 0 to 2 (TM4C0 to TM4C2) of this register specify the count clock for timer 4.  If bit 3 (TM4RUN) is set to "1", timer 4 will begin counting.  If reset to "0", timer 4 will halt counting.

**[Equation to Calculate Baud Rate]**

$B = f_{(TM4)} \times 1/(256 - D) \times 1/n$

$B$ :  baud rate [bps]
$f_{(TM4)}$ :  timer 4 input clock frequency [Hz]
$D$ :  reload value (0 to 255)
$n$ :  16 for the UART mode
       4 for the synchronous mode

### 12.4.4 SIO1 Interrupt

When any SIO1 interrupt factor occurs, the interrupt request flag (QSIO1) is set to "1".  The interrupt request flag (QSIO1) is located in interrupt request register 2 (IRQ2).

Interrupts can be enabled or disabled by the interrupt enable flag (ESIO1).  The interrupt enable flag (ESIO1) is located in interrupt enable register 2 (IE2).

Three levels of priority can be set with the interrupt priority setting flags (P0SIO1 and P1SIO1).  The interrupt priority setting flags (P0SIO1 and P1SIO1) are located in interrupt priority control register 5 (IP5).

Table 12-4 lists the vector address of the SIO1 interrupt factors and the interrupt processing flags.

**Table 12-4  SIO1 Vector Address and Interrupt Processing Flags**

| Interrupt factor | Vector address [H] | Interrupt request | Interrupt enable | Priority level | |
|---|---|---|---|---|---|
| | | | | 1 | 0 |
| SIO1 transmit buffer empty signal is generated | 0038 | QSIO1 | ESIO1 | P1SIO1 | P0SIO1 |
| SIO1 transmit complete signal is generated | | | | | |
| SIO1 receive complete signal is generated | | | | | |
| Symbols (byte) of registers that contain interrupt processing flags | | IRQ2 | IE2 | IP5 | |
| | Reference page | 16-14 | 16-19 | 16-26 | |

For further details regarding interrupt processing, refer to Chapter 16, "Interrupt Processing Functions".

## 12.5   SIO6

The SIO6 has a UART mode and a synchronous mode.  Timer 3 is used as a baud rate generator exclusively for SIO6.

Table 12-5 lists specifications of SIO6.

**Table 12-5  SIO6 Specifications**

|  | UART mode | Synchronous mode |
|---|---|---|
| Data length | Selectable as 7 or 8 bits | Selectable as 7 or 8 bits |
| Parity | Odd, even, none | |
| Error service | Parity, overrun, framing | Overrun |
| Stop bit | Selectable as 1 or 2 bits | |
| Factors that generate interrupt requests | Transmit buffer empty, transmit complete, receive complete | Transmit buffer empty, transmit complete, receive complete |
| Full-duplex communication | Possible | Possible |
| Transmit-receive buffer | Both transmission and reception data are double buffered | Both transmission and reception data are double buffered |
| Max. communication speed (f = 25 MHz) | 1.563 Mbps | 6.25 Mbps |
| Other | LSB first<br>An external clock can be used for the UART baud rate | LSB first<br>Master mode/ slave mode |

### 12.5.1 SIO6 Configuration

Figure 12-6 shows the SIO6 configuration.



BRG: Baud rate generator (timer 3)
S6BUF: Transmit-receive buffer register
ST6CON: SIO6 transmit control register
SR6CON: SIO6 receive control register
S6STAT: SIO6 status register

1/n: 1/n frequency dividing counter
TXD6: SIO6 transmit data output pin (P15_1)
TXC6: SIO6 transmit clock I/O pin (P15_3)
RXD6: SIO6 receive data input pin (P15_0)
RXC6: SIO6 receive clock I/O pin (P15_2)

**Figure 12-6  SIO6 Configuration**

## 12.5.2 Description of SIO6 Registers

### (1)    SIO6 transmit control register (ST6CON)

The SIO6 transmit control register (ST6CON) is a 7-bit register that controls operation of SIO6 transmission.

ST6CON can be read from and written to by the program.  However, write operations are invalid for bit 2.  If read, a value of "1" will always be obtained for bit 2.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), ST6CON becomes 04H, the data length for SIO6 transmission is 8-bits, 2 stop bits are selected and the mode changes to UART mode with no parity.

The baud rate source is the same for transmission and reception.  It is set by the receive control register (SR6CON) to be described later.

[Note]
   If ST6CON is to be modified, make those changes after transmission is complete.  If ST6CON is modified before transmission is completed, the current transmission and future transmissions will not be executed correctly.

Figure 12-7 shows the ST6CON configuration.

[Description of each bit]
- ST6MOD (bit 0)
  ST6MOD specifies the transmission mode (UART or synchronous).
- ST6LN (bit 1)
  ST6LN specifies the SIO6 transmit data length.
- ST6STB/ST6SLV (bit 3)
  During the UART mode, ST6STB specifies the SIO6 stop bit length.
  During the synchronous mode, ST6SLV specifies master or slave operation.
- ST6PEN (bit 4)
  ST6PEN specifies whether there is parity during SIO6 transmission.  (Only valid during the UART mode)
- ST6ODD (bit 5)
  ST6ODD specifies the parity bit logic during SIO6 transmission. (Only valid during the UART mode)
- TR6MIE (bit 6)
  TR6MIE specifies whether to use the SIO6 transmit buffer empty signal as an interrupt request signal.
- TR6NIE (bit 7)
  TR6NIE specifies whether to use the SIO6 transmit complete signal as an interrupt request signal.

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| ST6CON | TR6NIE | TR6MIE | ST6ODD | ST6PEN | ST6STB ST6SLV | — | ST6LN | ST6MOD |
| At reset | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |

Address: 00F4 [H]
R/W access: R/W

| | | |
|---|---|---|
| | 0 | UART mode |
| | 1 | Synchronous mode |

| | | |
|---|---|---|
| | 0 | 8-bit transmit data length |
| | 1 | 7-bit transmit data length |

| | | |
|---|---|---|
| UART mode | 0 | 2 stop bits |
| (ST6STB) | 1 | 1 stop bit |

| | | |
|---|---|---|
| Synchronous mode | 0 | Master mode transmission |
| (ST6SLV) | 1 | Slave mode transmission |

| | | |
|---|---|---|
| UART mode | 0 | No parity |
| | 1 | Parity |

| | | |
|---|---|---|
| UART mode | 0 | Even parity |
| | 1 | Odd parity |

| | | |
|---|---|---|
| | 0 | Transmit buffer empty interrupt request disabled |
| | 1 | Transmit buffer empty interrupt request enabled |

| | | |
|---|---|---|
| | 0 | Transmit complete interrupt request disabled |
| | 1 | Transmit complete interrupt request enabled |

"—" indicates a nonexistent bit.
When read, its value will be "1."

**Figure 12-7  ST6CON Configuration**

**12**

**(2)    SIO6 receive control register (SR6CON)**
The SIO6 receive control register (SR6CON) is an 8-bit register that controls operation of SIO6 reception.

SR6CON can be read from and written to by the program.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), SR6CON becomes 00H and SIO6 reception is disabled.

[Note]
   If SR6CON is to be modified, first reset SR6REN (bit 7) to "0" and then implement the change.  If SR6CON is modified before SR6REN (bit 7) is reset to "0", the current reception and future receptions will not be executed correctly.

Figure 12-8 shows the SR6CON configuration.

[Description of each bit]
• SR6MOD (bit 0)
   ST6MOD specifies the SIO6 reception mode (UART or synchronous).
• SR6LN (bit 1)
   SR6LN specifies the SIO6 receive data length.
• S6EXC (bit 2)
   S6EXC specifies the baud rate clock to be used by SIO6 during the UART mode.  (This clock is the same for both transmission and reception.  The shift clock has a frequency 1/16th of the clock specified here.)
• SR6SLV (bit 3)
   During the synchronous mode, ST6SLV specifies master or slave operation of SIO6. (Only valid during the synchronous mode)
• SR6PEN (bit 4)
   SR6PEN specifies whether there is parity during SIO6 reception. (Only valid during the UART mode)
• SR6ODD (bit 5)
   SR6ODD specifies the parity bit logic during SIO6 reception. (Only valid during the UART mode)
• RC6IE (bit 6)
   RC6IE specifies whether to use the SIO6 receive complete signal as an interrupt request signal.
• SR6REN (bit 7)
   SR6REN enables or disables SIO6 reception.

|   | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |   |
|---|---|---|---|---|---|---|---|---|---|
| SR6CON | SR6 REN | RC6IE | SR6ODD | SR6PEN | SR6SLV | S6EXC | SR6LN | SR6MOD | Address: 00F5 [H] |
| At reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | R/W access: R/W |

| | 0 | UART mode |
|---|---|---|
| | 1 | Synchronous mode |

| | 0 | 8-bit receive data length |
|---|---|---|
| | 1 | 7-bit receive data length |

| UART mode | 0 | Timer 3 overflow |
|---|---|---|
| | 1 | External input |

| Synchronous mode | 0 | Master mode reception |
|---|---|---|
| | 1 | Slave mode reception |

| UART mode | 0 | No parity |
|---|---|---|
| | 1 | Parity |

| UART mode | 0 | Even parity |
|---|---|---|
| | 1 | Odd parity |

| | 0 | Receive complete interrupt request disabled |
|---|---|---|
| | 1 | Receive complete interrupt request enabled |

| | 0 | SIO6 reception disabled |
|---|---|---|
| | 1 | SIO6 reception enabled |

**Figure 12-8  SR6CON Configuration**

12

**(3)    SIO6 status register (S6STAT)**
The SIO6 status register (S6STAT) consists of 6 bits. Bits 0 through 2 save the SIO6 status (normal or error) after reception is completed.  Bits 3 through 5 save the status of SIO6 at the start and completion of transmission and reception.  However bits 0 through 2 are updated after the reception is completed.

S6STAT can be read from and written to by the program.  However, write operations are invalid for bits 6 and 7.  If read, a value of "0" will always be obtained for bits 6 and 7.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), S6STAT becomes 00H.

Figure 12-9 shows the S6STAT configuration.

[Description of each bit]
• FERR6 (bit 0)
   If the stop bit in the data received by SIO6 is "0", FERR6 is set to "1" (framing error).  This bit is only valid during the UART mode.
• OERR6 (bit 1)
   When the SIO6 reception is complete, if the previously received data has not been read by the program, OERR6 is set to "1" (overrun error).
• PERR6 (bit 2)
   If the parity bit in the data received by SIO6 does not match the parity of the data, PERR6 is set to "1" (parity error).  This bit is only valid during the UART mode.
• TR6EMP (bit 3)
   If the SIO6 transmit buffer empty signal is generated, TR6EMP is set to "1".
• TR6END (bit 4)
   If the SIO6 transmit complete signal is generated, TR6EMD is set to "1".
• RC6END (bit 5)
   If the SIO6 receive complete signal is generated, RC6END is set to "1".

[Note]
   Once each bit of S6STAT is set to "1", the hardware does not reset the bits to "0". Therefore, reset the bits to "0" with the program.

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| S6STAT | — | — | RC6END | TR6END | TR6EMP | PERR6 | OERR6 | FERR6 |
| At reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Address: 00F7 [H]
R/W access: R/W

| | | |
|---|---|---|
| UART mode | 0 | No framing error |
| | 1 | Framing error |

| | |
|---|---|
| 0 | No overrun error |
| 1 | Overrun error |

| | | |
|---|---|---|
| UART mode | 0 | No parity error |
| | 1 | Parity error |

| | |
|---|---|
| 0 | Transmit buffer empty signal not generated |
| 1 | Transmit buffer empty signal generated |

| | |
|---|---|
| 0 | Transmit complete signal not generated |
| 1 | Transmit complete signal generated |

| | |
|---|---|
| 0 | Receive complete signal not generated |
| 1 | Receive complete signal generated |

"—" indicates a nonexistent bit.
When read, its value will be "0."

**Figure 12-9  S6STAT Configuration**

**(4)   SIO6 transmit-receive buffer register (S6BUF)**

The SIO6 transmit-receive buffer register (S6BUF) is an 8-bit register that stores the transmit and receive data for serial port transmission and reception.  Because S6BUF has a duplex configuration for transmission and reception, it operates as a transmission buffer when written to, and as a reception buffer when read from.

After the transmit data has been written to S6BUF, the transmit data is transferred to the transmit shift register and the transmit buffer empty signal is generated.  At that time, SIO6 will begin transmission.

After reception is complete, the contents of the receive shift register are transferred to S6BUF and at that time, the receive complete signal is generated.  The contents of S6BUF are saved until the next reception is completed.

During a 7-bit data reception, bit 7 of S6BUF is "1", and the 7 bits from bit 0 through bit 6 are the reception data.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), the value of S6BUF is undefined.

**(5)   SIO6 transmit shift register, receive shift register**

The transmit shift register and receive shift register are 8-bit shift registers that perform the actual shifting operation during transmission and reception.

The transmit shift register and receive shift register cannot be read from or written to by the program.

Table 12-6 lists SIO6 transmit-receive frame lengths.

**Table 12-6  SIO6 Transmit-Receive Frame Lengths**

| ST6PEN SR6PEN | ST6STB | ST6LN SR6LN | ST6MOD SR6MOD | Transmit/Receive Frame Length |
|:---:|:---:|:---:|:---:|:---|
| 0 | 0 | 0 | 0 | START \| 8-bit data \| STOP STOP |
| 0 | 0 | 1 | 0 | START \| 7-bit data \| STOP STOP |
| 0 | 1 | 0 | 0 | START \| 8-bit data \| STOP |
| 0 | 1 | 1 | 0 | START \| 7-bit data \| STOP |
| 1 | 0 | 0 | 0 | START \| 8-bit data \| PARITY STOP STOP |
| 1 | 0 | 1 | 0 | START \| 7-bit data \| PARITY STOP STOP |
| 1 | 1 | 0 | 0 | START \| 8-bit data \| PARITY STOP |
| 1 | 1 | 1 | 0 | START \| 7-bit data \| PARITY STOP |
| — | — | 0 | 1 | 8-bit data |
| — | — | 1 | 1 | 7-bit data |

### 12.5.3 Example of SIO6-related Register Settings

### 12.5.3.1 UART Mode Settings

• **Transmit settings**

**(1)    Port 15 mode register (P15IO)**
If TXD6 (transmit data output) is to be used, set bit 1 (P15IO1) to "1" to configure that port as an output.  If the baud rate clock is to be input externally, reset bit 2 (P15IO2) to "0" to configure that port as an input.

**(2)    Port 15 secondary function control register (P15SF)**
If TXD6 (transmit data output) is to be used, set bit 1 (P15SF1) to "1" to configure that port as a secondary function output.  If the baud rate clock is to be input externally, specify with bit 2 (P15SF2) whether the input will be pulled-up.

**(3)    SIO6 transmit control register (ST6CON)**
Reset bit 0 (ST6MOD) to "0" to change the mode to UART mode.  Specify the transmit data length with bit 1 (ST6LN).  Specify the stop bit length with bit 3 (ST6STB).  Specify whether there is parity with bit 4 (ST6PEN).  If parity is selected, specify the parity bit logic with bit 5 (ST6ODD).  With bit 6 (TR6MIE), specify whether interrupt requests are enabled or disabled when a transmit buffer empty signal occurs. With bit 7 (TR6NIE), specify whether interrupt requests are enabled or disabled when a transmit complete signal occurs.

**(4)    SIO6 receive control register (SR6CON)**
Specify with bit 2 (S6EXC) whether the baud rate clock is internal (overflow output of timer 3) or external (RXC6).

**(5)    SIO6 transmit-receive buffer register (S6BUF)**
Transmission is started by writing the transmit data to S6BUF.

**12**

• **Receive settings**

**(1)    Port 15 mode register (P15IO)**
If RXD6 (receive data input) is to be used, reset bit 0 (P15IO0) to "0" to configure that port as an input.  If the baud rate clock is to be input externally, reset bit 2 (P15IO2) to "0" to configure that port as an input.

**(2)    Port 15 secondary function control register (P15SF)**
Specify with bit 1 (P15SF0) whether the RXD6 pin will be pulled-up.  If the baud rate clock is to be input externally, specify with bit 2 (P15SF2) whether the input will be pulled-up.

**(3) SIO6 receive control register (SR6CON)**

Reset bit 0 (SR6MOD) to "0" to change the mode to UART mode. Specify the receive data length with bit 1 (SR6LN). Specify with bit 2 (S6EXC) whether the baud rate clock is internal (overflow output of timer 3) or external (RXC6). Specify whether there is parity with bit 4 (SR6PEN). If parity is selected, specify the parity bit logic with bit 5 (SR6ODD). With bit 6 (RC6IE), specify whether interrupt requests are enabled or disabled when a receive complete signal occurs. If bit 7 (SR6REN) is set to "1", reception is enabled and the reception operation is performed when data arrives.

### 12.5.3.2 Synchronous Mode Settings

- **Transmit settings**

**(1) Port 15 mode register (P15IO)**

If TXD6 (transmit data output) is to be used, set bit 1 (P15IO1) to "1" to configure that port as an output. If the transmit clock is to be output externally (master mode), set bit 3 (P15IO3) to "1" to configure that port as an output. If the baud rate clock is to be input externally (slave mode), reset bit 3 (P15IO3) to "0" to configure that port as an input.

**(2) Port 15 secondary function control register (P15SF)**

If TXD6 (transmit data output) is to be used, set bit 1 (P15SF1) to "1" to configure that port as a secondary function output. If the transmit clock is to be output externally (master mode), set bit 3 (P15SF3) to "1" to configure that port as a secondary function output. If the baud rate clock is to be input externally (slave mode), specify with bit 3 (P15SF3) whether the input will be pulled-up.

**(3) SIO6 transmit control register (ST6CON)**

Set bit 0 (ST6MOD) to "1" to specify the mode to synchronous mode. Specify the transmit data length with bit 1 (ST6LN). Specify master or slave mode transmission with bit 3 (ST6STB). With bit 6 (TR6MIE), specify whether interrupt requests are enabled or disabled when a transmit buffer empty signal occurs. With bit 7 (TR6NIE), specify whether interrupt requests are enabled or disabled when a transmit complete signal occurs.

**(4) SIO6 transmit-receive buffer register (S6BUF)**

Transmission is started by writing the transmit data to S6BUF.

• **Receive settings**

**(1) Port 15 mode register (P15IO)**
If RXD6 (receive data input) is to be used, reset bit 0 (P15IO0) to "0" to configure that port as an input.  If the transmit clock is to be output externally (master mode), set bit 2 (P15IO2) to "1" to configure that port as an output.  If the transmit clock is to be input externally (slave mode), reset bit 2 (P15IO2) to "0" to configure that port as an input.

**(2) Port 15 secondary function control register (P15SF)**
Specify with bit 0 (P15SF0) whether the RXD6 pin will be pulled-up.  If the transmit clock is to be output externally (master mode), set bit 2 (P15SF2) to "1" to configure that port as a secondary function output.  If the transmit clock is to be input externally (slave mode), specify with bit 2 (P15SF2) whether the input will be pulled-up.

**(3) SIO6 receive control register (SR6CON)**
Set bit 0 (SR6MOD) to "1" to specify the mode to synchronous mode.  Specify the receive data length with bit 1 (SR6LN).  Specify the master or slave mode with bit 3 (SR6SLV).  With bit 6 (RC6IE), specify whether interrupt requests are enabled or disabled when a receive complete signal occurs.  If bit 7 (SR6REN) is set to "1", reception is enabled and the reception operation is performed when data arrives.

### 12.5.3.3  Baud Rate Generator (Timer 3) Settings

If overflow of timer 3 is selected for use as the baud rate clock, implement the following settings.

**(1) General-purpose 8-bit timer 3 counter (TM3C)**
Set the timer value that will be valid at the start of counting.  When writing to TM3C, the same value will also be simultaneously and automatically written to the general-purpose 8-bit timer 3 register (TM3R).

**(2) General-purpose 8-bit timer 3 control register (TM3CON)**
Bits 0 to 2 (TM3C0 to TM3C2) of this register specify the count clock for timer 3.  If bit 3 (TM3RUN) is set to "1", timer 3 will begin counting.  If reset to "0", timer 3 will halt counting.

**12**

**[Equation to Calculate Baud Rate]**

$B = f_{(TM3)} \times 1/(256 - D) \times 1/n$

$B$ : baud rate [bps]
$f_{(TM3)}$ : timer 3 input clock frequency [Hz]
$D$ : reload value (0 to 255)
$n$ : 16 for the UART mode
4 for the synchronous mode

### 12.5.4 SIO6 Interrupt

When any SIO6 interrupt factor occurs, the interrupt request flag (QSIO6) is set to "1".  The interrupt request flag (QSIO6) is located in interrupt request register 3 (IRQ3).

Interrupts can be enabled or disabled by the interrupt enable flag (ESIO6).  The interrupt enable flag (ESIO6) is located in interrupt enable register 3 (IE3).

Three levels of priority can be set with the interrupt priority setting flags (P0SIO6 and P1SIO6).  The interrupt priority setting flags (P0SIO6 and P1SIO6) are located in interrupt priority control register 6 (IP6).

Table 12-7 lists the vector address of the SIO6 interrupt factors and the interrupt processing flags.

**Table 12-7  SIO6 Vector Address and Interrupt Processing Flags**

| Interrupt factor | Vector address [H] | Interrupt request | Interrupt enable | Priority level | |
|---|---|---|---|---|---|
| | | | | 1 | 0 |
| SIO6 transmit buffer empty signal is generated | 003E | QSIO6 | ESIO6 | P1SIO6 | P0SIO6 |
| SIO6 transmit complete signal is generated | | | | | |
| SIO6 receive complete signal is generated | | | | | |
| Symbols (byte) of registers that contain interrupt processing flags | | IRQ3 | IE3 | IP6 | |
| | Reference page | 16-15 | 16-20 | 16-27 | |

For further details regarding interrupt processing, refer to Chapter 16, "Interrupt Processing Functions".

## 12.6  SIO1 and SIO6 Operations

### 12.6.1 Transmit Operation

- **UART mode**

    Figure 12-10 shows the timing diagram of operation during UART transmission.

    The clock pulse from the baud rate generator (timer 3 or timer 4) or from an external input is divided by 16 to generate the transmit shift clock.

    If an external clock is to be used with the UART mode, input the clock to the receive clock I/O pin (RXCn) for SIOn.  The externally input clock is processed as shown in figure 12-11, and is input to the 1/n dividing counter as the baud rate clock.

    In synchronization with the transmit shift clock that has been generated, the transmission circuit controls transmission of the transmit data.

    The SnBUF write signal (a signal that is output when an instruction to write to SnBUF is executed, for example "STB A, SnBUF") acts as a trigger to start transmission.

    One CPU clock after the write signal is generated, transmit data in SnBUF is set in the transmit shift register.  At this time, synchronized to the signal indicating the beginning of an instruction (M1S1), a transmit buffer empty signal is generated.

    After the transmit data is set (after the fall of the data transfer signal to the transmit shift register), synchronized to the falling edge of the next transmit shift clock, the start bit is output from the transmit data output pin (TXDn).  Thereafter, as specified by STnCON, the transmit data  (LSB first), parity bit, and finally the stop bit are output to complete the transmission of one frame.

    At this time, if the next transmit data has not been written to SnBUF, a transmit complete signal is generated in synchronization with M1S1, and the transmission is completed.

    Because generation of the transmit shift clock is always unrelated to writes to SnBUF, from the time when transmit data is written to SnBUF until the start bit is output, there is a delay of a maximum of 16 baud rate clocks.

    Because each of SIO1 and SIO6 has SnBUF and the transmit shift register which are designed in a duplex construction, during a transmission it is possible to write the next transmit data to SnBUF.  If SnBUF is written to during a transmission, after the current one frame transmission is completed, the next transmit data will be automatically set in the transmit shift register, and the data transmission will continue.  After one frame of data is transmit, if the next data to be transmit has been written to SnBUF, the transmit complete signal will not be generated.

    Figure 12-14 shows the timing diagram of operation during continuous transmission.

**12**

- **Synchronous mode (SIO1, SIO6)**

    **[Master mode]**
    Figure 12-12 shows the timing diagram of operation during master mode transmission.

    The clock pulse from the baud rate generator (timer 4 for SIO1 timer 3 for SIO6) is divided by 4 to generate the transmit shift clock.

    In synchronization with the transmit shift clock that has been generated, the transmission circuit controls transmission of the transmit data.

    The SnBUF write signal (the signal that is output when an instruction to write to SnBUF is executed, for example "STB A, SnBUF") acts as a trigger to start transmission.

    One CPU clock after the write signal is generated, transmit data in SnBUF is set in the transmit shift register.  At this time, synchronized to the signal indicating the beginning of an instruction (M1S1), a transmit buffer empty signal is generated.

    After the transmit data is set (after the fall of the data transfer signal to the transmit shift register), synchronized to the falling edge of the next transmit shift clock, the external output clock begins to be output from the transmit clock I/O pin (TXCn).  At the same time, transmit data is output LSB first from the transmit data output pin (TXDn).  Thereafter, as specified by STnCON and synchronized to the transmit shift clock, transmit data is output to complete the transmission of one frame.

    At this time, if the next transmit data has not been written to SnBUF, a transmit complete signal is generated in synchronization with M1S1, and the transmission is completed.

    TXDn changes at the falling edge of TXCn.  Therefore, at the receive side, TXDn is fetched at the rising edge of TXCn.

    Because generation of the transmit shift clock is always unrelated to writes to SnBUF, from the time when transmit data is written to SnBUF until the first data is output, there is a delay of a maximum of 4 baud rate clocks.

    Because each of SIO1 and SIO6 has SnBUF and the transmit shift register which are designed in a duplex construction, during a transmission it is possible to write the next transmit data to SnBUF.  If SnBUF is written to during a transmission, after the current one frame transmission is completed, the next transmit data will be automatically set in the transmit shift register, and the data transmission will continue.  After one frame of data is transmit, if the next data to be transmit has been written to SnBUF, the transmit complete signal will not be generated.

    Figure 12-14 shows the timing diagram of operation during continuous transmission.

    [Note]
      During continuous transmission, there is a time lag of 1 bit between the current data transmission and the next data transmission, in which to set the next data.  During this interval, TXDn is forced to a High level.

**[Slave mode]**
Figure 12-13 shows the timing diagram of operation during slave mode transmission.

In the slave mode, the transmit clock is input from the transmit clock I/O pin (TXCn).  This external input clock is detected with the edge of CPU clock to generate the transmit shift clock.

In synchronization with the transmit shift clock that has been generated, the transmission circuit controls transmission of the transmit data.

The SnBUF write signal (the signal that is output when an instruction to write to SnBUF is executed, for example "STB A, SnBUF") acts as a trigger to start transmission.

One CPU clock after the write signal is generated, transmit data in SnBUF is set in the transmit shift register.  At this time, synchronized to the signal indicating the beginning of an instruction (M1S1), a transmit buffer empty signal is generated.

After the transmit data is set (after the fall of the data transfer signal to the transmit shift register), synchronized to the falling edge of the next transmit shift clock, the transmit data is output LSB first from the transmit data output pin (TXDn).  Thereafter, as specified by STnCON and synchronized to the transmit shift clock, transmit data is output to complete the transmission of one frame.

At this time, if the next transmit data has not been written to SnBUF, a transmit complete signal is generated in synchronization with M1S1, and the transmission is completed.

TXDn changes at the falling edge of the transmit shift clock that has been generated from the detected  edge of the externally input TXCn.  Therefore, at the receive side, TXDn is fetched at the rising edge of TXCn.

Because each of SIO1 and SIO6 has SnBUF and the transmit shift register which are designed in a duplex construction, during a transmission it is possible to write the next transmit data to SnBUF. If SnBUF is written to during a transmission, after the current one frame transmission is completed, the next transmit data will be automatically set in the transmit shift register, and the data transmission will continue.  After one frame of data is transmit, if the next data to be transmit has been written to SnBUF, the transmit complete signal will not be generated.

**12**

Figure 12-14 shows the timing diagram of operation during continuous transmission.

[Note]
   During continuous transmission, there is a time lag of 2 CPU clocks between the current data transmission and the data next transmission, in which to set the next data.  During this interval, TXDn is forced to a High level. If an external clock is supplied, insert a margin of 2 or more CPU clocks between the current data transmission and the next data transmission.

Baud rate clock

Baud rate (1/16) counter

Transmit shift clock

Timing diagram of transmit shift clock generation (UART mode)

Write signal to SnBUF

Data transfer signal to transmit shift register

Transmit shift clock

Shift counter

Transmit data (TXDn pin)

M1S1

Transmit buffer empty signal

Transmit complete signal

**Figure 12-10  Transmission Timing Diagram (UART Mode)**

CPUCLK

External input
clock (RXCn pin)

Edge detection

Baud rate clock

**Figure 12-11  Timing Diagram of Baud Rate Clock Generation by External Clock (UART Mode, Transmission and Reception)**

Baud rate clock

Baud rate (1/4) counter

Transmit shift clock

External output clock

Timing diagram of transmit shift clock generation (Synchronous master mode)

Write signal to SnBUF

Data transfer signal to transmit shift register

Transmit shift clock

Shift counter

Transmit data (TXDn pin)

External output clock (TXCn pin)

M1S1

Transmit buffer empty signal

Transmit complete signal

**Figure 12-12  Transmission Timing Diagram (Synchronous Master Mode)**

Timing diagram of transmit shift clock generation (Synchronous slave mode)

**Figure 12-13  Transmission Timing Diagram (Synchronous Slave Mode)**

**Figure 12-14  Transmission Timing Diagram (During Continuous Transmission)**

### 12.6.2 Receive Operation

• **UART mode**

Figure 12-15 shows the timing diagram of operation during UART reception.

The clock pulse from the baud rate generator (timer 3 or timer 4) or from an external input is divided by 16 to generate the shift clock.

If an external clock is to be used with the UART mode, input the clock to the receive clock I/O pin (RXCn) for SIOn.  The externally input clock is processed as shown in figure 12-11, and is input to the 1/n dividing counter as the baud rate clock.

The 1/n dividing circuit remains halted in its reset state until reception begins.  The 7th, 8th and 9th pulses of the 1/16 divider (values 6, 7 and 8 of the baud rate (1/16) counter in figure 12-15) become the sampling clock for the receive data input pin (RXDn).  The 10th pulse (value 9 of the baud rate (1/16) counter in figure 12-15) becomes the receive shift clock.

In synchronization with the receive shift clock, the reception circuit controls reception of the receive data.

A change in the receive data input pin (RXDn) from a High to Low level triggers the reception operation to start (at this time, SRnREN (bit 7) of SRnCON should be "1").

If the input signal to the receive data input pin (RXDn) is detected to have changed from a High to Low level, the 1/16 dividing counter that had been halted in its reset state now begins to operate.  The start bit (L level) is sampled at the three sampling clocks of the 7th, 8th, and 9th pulses from the 1/16 dividing counter.  If the start bit is at a Low level for two or more samples, it is judged to be valid.  If not, the start bit is judged invalid, reception operation is initialized and then halted.

In a similar manner, receive data is sampled at the 7th, 8th, and 9th pulses from the 1/16 dividing counter.  Data that is judged valid is shifted by the 10th clock, or in other words, by the receive shift clock, into the receive shift register as receive data.  Thereafter, data reception continues as specified by SRnCON.  The first stop bit (the 1st bit in the case of 2 stop bits) is received and the reception of one frame is completed.

At this time, if the received stop bit is "0", a framing error is issued.  If the parity is incorrect, a parity error is issued.  And, if the previously received data has not been read, an overrun error is issued (the previously received data will be overwritten).

However, at this time, the status register (SnSTAT) is not be updated of the detected error. Later, the contents of the receive shift register are transferred to SnBUF, a receive complete signal is generated in synchronization with M1S1 that indicates the beginning of the next instruction, and at the same timing, the status register (SnSTAT) is updated by the receive complete signal and each error signal.  The series of receptions is completed.

**12**

- **Synchronous mode**

  **[Master mode]**
  Figure 12-16 shows the timing diagram of operation during master mode reception.

  The clock pulse from the baud rate generator (timer 4 for SIO1 and timer 3 for SIO6) is divided by 4 to generate the external output clock. The 3rd pulse of the 1/4 divider (value 2 of the baud rate (1/4) counter in figure 12-16) becomes the sampling clock for the receive data input pin (RXDn). The 4th pulse (value 3 of the baud rate (1/4) counter in figure 12-16) becomes the receive shift clock.

  In synchronization with the receive shift clock, the reception circuit controls reception of the receive data.

  The falling edge of the receive shift clock immediately after SRnREN (bit 7) of SRnCON is set to "1" triggers the reception operation to start and the external output clock is output from the receive clock I/O pin (RXCn). At the next receive shift clock, receive data that was sampled at the prior sampling clock is shifted into the receive shift register.

  At the falling edge of the external output clock, the transmit side transmits data. That data is shifted into the receive side at the falling edge of the transmit shift clock. Receive data is sampled only once. Thereafter, data reception continues as specified by SRnCON. After the last receive shift clock is output, the contents of the receive shift register are transferred to SnBUF, and a receive complete signal is generated in synchronization with M1S1, the signal that indicates the beginning of an instruction. At this time, an overrun error will be generated if the previously received data has not been read (the previously received data will be overwritten).

  Finally, SRnREN of SRnCON is automatically cleared to "0" to complete the reception series.

  **[Slave mode]**
  Figure 12-17 shows the timing diagram of operation during slave mode reception.

  In the slave mode, the receive clock is input externally (from the receive clock I/O pin (RXCn)). This external input clock is detected with the edge of CPU clock to generate the receive shift clock.

  In synchronization with the receive shift clock that has been generated, the reception circuit controls receiving the receive data.

  Reception operation is triggered to begin when SRnREN (bit 7) of SRnCON is set to "1" and the external input clock is input to the receive clock I/O pin (RXCn).

  While the external input clock is at a Low level, the value of the receive data input pin (RXDn) is sampled. The sampled receive data is shifted into the receive shift register at the next receive shift clock. Thereafter, data reception continues as specified by SRnCON. After the last receive data is shifted in, the contents of the receive shift register are transferred to SnBUF, and a receive complete signal is generated in synchronization with M1S1, the signal that indicates the beginning of an instruction. At this time, an overrun error will be generated if the previously received data has not been read (the previously received data will be overwritten). This completes a one frame reception.

  In the slave mode, SRnREN is not automatically cleared to "0" after completing the reception. If the receive shift clock continues to be input, the receive operation will restart.

Baud rate clock

Baud rate (1/16) counter

Sampling clock

Receive shift clock

**Timing diagram of receive shift clock generation (UART mode)**

Receive data (RXDn pin)

START BIT | DATA(LSB) | DATA | DATA | DATA(MSB) | PARITY | STOP BIT

Baud rate counter starts

Baud rate counter stops

Sampling clock

Receive shift clock

Shift counter

Transfer signal from receive shift register to SnBUF

SnBUF

M1S1

Receive complete signal

**Figure 12-15  Reception Timing Diagram (UART Mode)**

| | |
|---|---|
| Baud rate clock | |
| Baud rate (1/4) counter | |
| Sampling clock | |
| Receive shift clock | |
| External output clock | |

Timing diagram of receive shift clock generation (Synchronous master mode)

| | |
|---|---|
| Receive enable flag (SRnREN) | |
| Receive data (RXDn pin) | |
| Sampling clock | |
| Receive shift clock | |
| Shift counter | |
| External output clock (RXCn pin) | |
| Transfer signal from receive shift register to SnBUF | |
| SnBUF | |
| M1S1 | |
| Receive complete signal | |

**Figure 12-16  Reception Timing Diagram (Synchronous Master Mode)**

Timing diagram of receive shift clock generation (Synchronous slave mode)

**Figure 12-17  Reception Timing Diagram (Synchronous Slave Mode)**

# Chapter 13

# A/D Converter Functions

# 13.  A/D Converter Functions

## 13.1  Overview

The ML66517/ML66Q517 have an internal 8-channel A/D converter with 10-bit resolution, and the ML66Q515/ML66514 have an internal 4-channel A/D converter with 10-bit resolution.

The A/D converter can operate in a scan mode that sequentially converts several selected channels, or in a select mode that converts one selected channel.

A successive comparison method with a sample and hold function is used to convert analog quantities to digital quantities.

## 13.2  A/D Converter Configuration

Figure 13-1 shows the A/D converter configuration.

AI0 to AI7: analog input pins (P12_0 to P12_7)
           (AI4 to AI7 (P12_4 to P12_7) for ML66Q515/ML66514)
ADR00 to ADR07: A/D result register (10 bits)
             (ADR04 to ADR07 for ML66Q515/ML66514)
ADINT0: A/D interrupt control register 0
ADCON0H: A/D control register 0H
ADCON0L: A/D control register 0L
AGND: analog GND pin
$V_{REF}$: analog reference voltage pin

**Figure 13-1  A/D Converter Configuration**

**13**

### 13.3  A/D Converter Registers

Table 13-1 lists a summary of SFRs for control of the A/D converter.

**Table 13-1  Summary of SFRs for A/D Converter Control**

| Address [H] | Name | Symbol (byte) | Symbol (word) | R/W | 8/16 Operation | Initial value [H] | Reference page |
|---|---|---|---|---|---|---|---|
| 009C | A/D control register 0L | ADCON0L | — | R/W | 8 | 80 | 13-3 |
| 009D | A/D control register 0H | ADCON0H | — | R/W | 8 | 00 | 13-5 |
| 009E | A/D interrupt control register 0 | ADINT0 | — | R/W | 8 | F0 | 13-7 |
| 00A0 | A/D result register 00 *1 | — | ADR00 | R | 16 | Undefined | 13-8 |
| 00A1 | | — | | | | | |
| 00A2 | A/D result register 01 *1 | — | ADR01 | R | 16 | Undefined | 13-8 |
| 00A3 | | — | | | | | |
| 00A4 | A/D result register 02 *1 | — | ADR02 | R | 16 | Undefined | 13-8 |
| 00A5 | | — | | | | | |
| 00A6 | A/D result register 03 *1 | — | ADR03 | R | 16 | Undefined | 13-8 |
| 00A7 | | — | | | | | |
| 00A8 | A/D result register 04 | — | ADR04 | R | 16 | Undefined | 13-8 |
| 00A9 | | — | | | | | |
| 00AA | A/D result register 05 | — | ADR05 | R | 16 | Undefined | 13-8 |
| 00AB | | — | | | | | |
| 00AC | A/D result register 06 | — | ADR06 | R | 16 | Undefined | 13-8 |
| 00AD | | — | | | | | |
| 00AE | A/D result register 07 | — | ADR07 | R | 16 | Undefined | 13-8 |
| 00AF | | — | | | | | |

[Notes]
1. Addresses are not consecutive in some places.

2. Do not write to ADR00 through ADR07.  If written to, the contents of all the registers from ADR00 through ADR07 may be overwritten.

3. For details, refer to Chapter 20, "Special Function Registers (SFRs)".

4. The register marked with *1 is not included in the ML66Q515/ML66514.

### 13.3.1 Description of A/D Converter Registers

**(1)  A/D control register 0L (ADCON0L)**

A/D control register 0L (ADCON0L) consists of 6 bits and specifies settings for the scan mode.

ADCON0L can be read from and written to by the program.  However, write operations are invalid for bit 7.  Also, if bit 3 is to be written to, a value of "0" must be written.  If read, bit 3 is always "0" and bit 7 is always "1".

When reset ($\overline{RES}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), ADCON0L becomes 80H.

Figure 13-2 shows the ADCON0L configuration.

[Description of each bit]
- ADSNM00 to ADSNM02 (bits 0 to 2)
  ADSNM00 to ADSNM02 specify the scan channels of the scan mode.
  Change the scan channels while the A/D converter is halted.
  Changes of the scan channels are valid only when ADRUN0 (bit 4) is "0".
- ADRUN0 (bit 4)
  ADRUN0 starts and stops A/D conversion in the scan mode.
  If set to "1", A/D conversion will begin.  If reset to "0", conversion will be stopped.  The ADRUN0 bit specifies to operate or to halt A/D conversion and is not a status flag indicating whether conversion is in progress or is halted.
- SNEX0 (bit 5)
  SNEX0 specifies the factor that activates A/D conversion in the scan mode.
  When SNEX0 is "0", after A/D conversion of the previous channel is complete, conversion of the next channel begins.  When SNEX0 is "1", after A/D conversion of the previous channel is complete, 1 channel of A/D conversion is performed for each valid edge of the signal at the external interrupt input pin (EXINT1).
- SCNC0 (bit 6)
  SCNC0 specifies the operating mode after one cycle of scanning.
  When SCNC0 is "0", after one cycle of the specified scanning channels, A/D conversion starts again at the first channel.
  When SCNC0 is "1", after one cycle of the specified scanning channels, A/D conversion is stopped.
  If used in the "SCNC0 = 1" mode, A/D conversion is reactivated by resetting to "0" the INTSN0 flag that is located in ADINT0 and indicates when one cycle of scanning  is complete. (Control with the ADRUN0 bit is unnecessary.  With ADRUN0 set to "1", A/D conversion can be activated by resetting INTSN0 to "0".)
  If the mode is to be switched to "SCNC0 = 0" (the "after one cycle, start the next conversion" mode), reactivate the A/D conversion by resetting SCNC0 to "0".  (Control with the ADRUN0 bit is unnecessary.)

[Notes]
1. If used in the "after one cycle of scanning, stop the conversion" mode, A/D conversion can not be reactivated by resetting to "0" and then setting to "1" the ADRUN0 bit.

2. For the ML66Q515/ML66514, write "1" to bit 2.

**13**

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| ADCON0L | — | SCNC0 | SNEX0 | ADRUN0 | "0" | ADSNM02 | ADSNM01 | ADSNM00 |
| At reset | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Address: 009C [H]
R/W access: R/W

| ADSNM0 | | | A/D scan channels |
|---|---|---|---|
| 2 | 1 | 0 | |
| 0 | 0 | 0 | ch0 to ch7 |
| 0 | 0 | 1 | ch1 to ch7 |
| 0 | 1 | 0 | ch2 to ch7 |
| 0 | 1 | 1 | ch3 to ch7 |
| 1 | 0 | 0 | ch4 to ch7 |
| 1 | 0 | 1 | ch5 to ch7 |
| 1 | 1 | 0 | ch6, ch7 |
| 1 | 1 | 1 | ch7 |

| 0 | Stop scan mode A/D conversion |
|---|---|
| 1 | Operate scan mode A/D conversion |

| 0 | After conversion is complete, start the next conversion |
|---|---|
| 1 | At the EXINT1 valid edge, start the next conversion |

| 0 | After one cycle, start the next conversion |
|---|---|
| 1 | After one cycle, stop the conversion |

"—" indicates a nonexistent bit.
When read, its value will be "1."

"0" indicates that this bit must be written as "0."
When read, its value will be "0."

**Figure 13-2  ADCON0L Configuration**

**(2)  A/D control register 0H (ADCON0H)**

ADCON0H is a 7-bit register that mainly controls the select mode of the A/D converter.

ADCON0H can be read from and written to by the program. However, if bit 3 is to be written to, a value of "0" must be written.  If read, bit 3 is always "0".

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), ADCON0H becomes 00H.

Figure 13-3 shows the ADCON0H configuration.

[Description of each bit]
- ADSTM00 to ADSTM02 (bits 0 to 2)
  ADSTM00 to ADSTM02 specify the A/D conversion channel of the select mode.
  Change the A/D conversion channel of the select mode while the A/D converter is halted.
  Changes of the conversion channel of the select mode are valid only when STS0 (bit 4) is "0".
- STS0 (bit 4)
  STS0 starts and stops A/D conversion in the select mode.
  If set to "1", A/D conversion will begin.  If reset to "0", the conversion will be halted.  When A/D conversion in the select mode is completed, STS0 is automatically reset to "0" by the hardware.
- ADTM00, ADTM01, ADTM02 (bits 5, 6, and 7)
  ADTM00 ADTM01 and ADTM02 specify the number of clocks required for the A/D conversion of 1 channel.
  Select an appropriate number of A/D conversion clocks based on the impedance of the analog input signal source and the frequency of the source.
  For further details, refer to Section 13.5, "Notes Regarding Usage of A/D Converter".
  During A/D conversion, changes to the number of clocks will be ignored.

[Notes]
   For the ML66Q515/ML66514, write "1" to bit 2.

**13**

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|
| ADTM02 | ADTM01 | ADTM00 | STS0 | "0" | ADSTM02 | ADSTM01 | ADSTM00 |

ADCON0H

Address: 009D [H]
R/W access: R/W

At reset: 0 0 0 0 0 0 0 0

| ADSTM0 | | | A/D select channel |
|---|---|---|---|
| 2 | 1 | 0 | |
| 0 | 0 | 0 | ch0 |
| 0 | 0 | 1 | ch1 |
| 0 | 1 | 0 | ch2 |
| 0 | 1 | 1 | ch3 |
| 1 | 0 | 0 | ch4 |
| 1 | 0 | 1 | ch5 |
| 1 | 1 | 0 | ch6 |
| 1 | 1 | 1 | ch7 |

| 0 | Stop select mode A/D conversion |
|---|---|
| 1 | Operate select mode A/D conversion |

| ADTM0 | | | Number of A/D conversion clocks for 1 channel (when f = 25 MHz) |
|---|---|---|---|
| 2 | 1 | 0 | |
| 0 | 0 | 0 | 1536 CLK (61.4 µs) |
| 0 | 0 | 1 | 1024 CLK (41.0 µs) |
| 0 | 1 | 0 | 768 CLK (30.7 µs) |
| 0 | 1 | 1 | 512 CLK (20.5 µs) |
| 1 | 0 | 0 | 384 CLK (15.4 µs) |
| 1 | 0 | 1 | 256 CLK (10.2 µs) |
| 1 | 1 | 0 | 192 CLK (7.7 µs) |
| 1 | 1 | 1 | 128 CLK (5.1 µs) |

"0" indicates that this bit must be written as "0."
When read, its value will be "0."

**Figure 13-3  ADCON0H Configuration**

**(3)   A/D interrupt control register (ADINT0)**

ADINT0 is a 4-bit register that mainly controls the generation of interrupt requests by the A/D converter.

ADINT0 can be read from and written to by the program.  However, write operations are invalid for bits 4 through 7.  If read, a value of "1" will always be obtained for bits 4 through 7.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), ADINT0 becomes F0H.

Figure 13-4 shows the ADINT0 configuration.

[Description of each bit]
- INTSN0 (bit 0)
  INTSN0 indicates whether one cycle of the scan channels has been completed.
  When INTSN0 is "0", then "one cycle is not complete". If "1", then "one cycle is complete".
  Here, "one cycle is complete" signifies that in the scan mode, A/D conversion of channel 7 is complete.  INTSN0 must be reset to "0" by the program.
- INTST0 (bit 1)
  INTST0 indicates whether A/D conversion in the select mode is complete.
  When INTST0 is "1", then A/D conversion is complete.  INTST0 must be reset to "0" by the program.
- ADSNIE0 (bit 2)
  ADSNIE0 enables or disables interrupt requests when one cycle of scan channels is complete. Here, "one cycle is complete" signifies that in the scan mode, A/D conversion of channel 7 is complete.
- ADSTIE0 (bit 3)
  ADSTIE0 enables or disables interrupt requests when A/D conversion is completed in the select mode.

**13**



"—" indicates a nonexistent bit.
When read, its value will be "1."

**Figure 13-4  ADINT0 Configuration**

**(4)    A/D result registers (ADR00 to ADR07)**
A/D result registers (ADR00 to ADR07) consist of 10 bits and store the A/D conversion results.

A/D result registers (ADR00 to ADR07) can only be read in word access operations by the program.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), the value of ADR00 to ADR07 is undefined.

Figure 13-5 shows the configuration of the A/D result registers (ADR00 to ADR07).

R/W access: R (word access only)

| | Address [H] | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---|---|---|---|---|---|---|---|---|---|---|
| ADR07 | 00AF | — | — | — | — | — | — | bit9 | bit8 | bit9 : MSB |
| | 00AE | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 | bit0 : LSB |
| ADR06 | 00AD | — | — | — | — | — | — | bit9 | bit8 | |
| | 00AC | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 | |
| ADR05 | 00AB | — | — | — | — | — | — | bit9 | bit8 | |
| | 00AA | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 | |
| ADR04 | 00A9 | — | — | — | — | — | — | bit9 | bit8 | |
| | 00A8 | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 | |
| ADR03 | 00A7 | — | — | — | — | — | — | bit9 | bit8 | |
| | 00A6 | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 | |
| ADR02 | 00A5 | — | — | — | — | — | — | bit9 | bit8 | |
| | 00A4 | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 | |
| ADR01 | 00A3 | — | — | — | — | — | — | bit9 | bit8 | |
| | 00A2 | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 | |
| ADR00 | 00A1 | — | — | — | — | — | — | bit9 | bit8 | |
| | 00A0 | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 | |

"—" indicates a nonexistent bit.  When read, its value will be "0."

**Figure 13-5 A/D Result Registers (ADR00 to ADR07) Configuration**

[Notes]
1.  Do not write to the A/D result registers (ADR00 to ADR07).  If written to, all the registers from ADR00 to ADR07 may be overwritten.

2.  ADR00 to ADR03 are not included in the ML66Q515/ML66514.

### 13.3.2 Example of A/D Converter-related Register Settings

• **Scan mode setting**

**(1)  A/D control register 0H (ADCON0H)**
With bits 5, 6, and 7 (ADTM00, ADTM01, and ADTM02), specify the number of clocks required for the A/D conversion per channel.

**(2)  A/D interrupt control register (ADINT0)**
Specify that one cycle of the scan channels is not complete by resetting bit 0 (INTSN0) to "0".  With bit 2 (ADSNIE0), enable or disable the generation of interrupts when one cycle of the scan channels is complete (INTSN0).

**(3)  A/D control register 0L (ADCON0L)**
Specify the scan channels with bits 0 to 2 (ADSNM00 to ADSNM02).  With bit 5 (SNEX0), specify the factor that will start A/D conversion.  With bit 6 (SCNC0), specify operation after completion of one cycle of the scan channels.  Set bit 4 (ADRUN0) to "1" to start the A/D conversion.  If reset to "0", the A/D conversion can be stopped before completion.

• **Select mode setting**

**(1)  A/D interrupt control register (ADINT0)**
Specify that the AD conversion in the select mode is not complete by resetting bit 1 (INTST0) to "0".  With bit 3 (ADSTIE0), enable or disable the generation of interrupts when A/D conversion is completed in the select mode (INTST0).

**(2)  A/D control register 0H (ADCON0H)**
Specify the A/D conversion channel with bits 0 to 2 (ADSTM00 to ADSTM02).  With bits 5, 6, and 7 (ADTM00, ADTM01, and ADTM02), specify the number of clocks required for the A/D conversion per channel.  Set bit 4 (STS0) to "1" to start the A/D conversion.  If reset to "0", the A/D conversion can be stopped before completion.

**13**

## 13.4 A/D Converter Operation

The A/D converter has two operating modes, the scan mode and the select mode.

The scan mode sequentially performs A/D conversion of inputs from one of ch0 to ch7 (ch4 to ch7 for the ML66Q515/ML66514) to ch7. In the scan mode, when the A/D conversion of ch7 is complete, A/D conversion can be selected to either stop, or to automatically restart beginning at a specified channel.

Figure 13-6 shows an example of scan mode operation.

During scan mode operation, it is also possible to operate the select mode. In this case, when the select mode is activated, A/D conversion is halted for the channel being converted in scan mode, and A/D conversion of the specified channel is performed in the select mode. When the A/D conversion in the select mode is complete, scan mode A/D conversion is restarted for the channel that was previously halted.

The timing diagram of Figure 13-7 shows the select mode being executed during the scan mode.

While the A/D converter is stopped and also during the STOP mode, the circuitry is controlled so that there is no current flow between $V_{REF}$ and AGND. Therefore, it is not necessary to turn off the $V_{REF}$ supply externally when it is not in use.



(a) Scan from ch2 to ch7
    After one cycle, conversion stops (SCNC0 = 1)

(b) Scan from ch2 to ch7
    After one cycle, next conversion starts (SCNC0 = 0)

**Figure 13-6  Example Operation During Scan Mode**



(1) Terminate A/D conversion of ch2
    Start A/D conversion of ch4 in select mode

(2) Complete A/D conversion of ch4
    Restart A/D conversion in scan mode beginning with ch2

**Figure 13-7  Timing Diagram of Select Mode Execution During Scan Mode**

## 13.5  Notes Regarding Usage of A/D Converter

### 13.5.1 Considerations When Setting the Conversion Time

Figure 13-8 shows an equivalent circuit of the analog input section of the A/D converter.

Because a successive comparison method with a sample and hold function is used in the converter, the internal sampling capacitor must be charged or discharged within a fixed sampling time to reach a voltage level that corresponds to the required precision.

The number of clocks required for the A/D conversion of 1 channel can be specified with ADTM00 to ADTM02 of the A/D control register 0H (ADCON0H).

Table 13-2 lists the clock allocation for the A/D conversion processes of 1 channel. Because the actual sampling time is determined by the operating frequency of the microcomputer, actual sampling times can be computed from the numeric values in this table.



Input resistor
R-IN

Analog input pins (AI0 to AI7) □ ———〜〜〜——— To A/D conversion circuit

C

Sampling capacitor

R-IN ≒ 2 kΩ
C ≒ 64 pF

**Figure 13-8  Equivalent Circuit of Analog Input Section**

**Table 13-2  Clock Allocation in A/D Conversion Processes**

| ADTM0 | | | Number of clocks for A/D | Number of clocks required by each process | | |
|---|---|---|---|---|---|---|
| 2 | 1 | 0 | conversion of 1 channel | Sampling | A/D conversion | Other |
| 0 | 0 | 0 | 1536 | 935 | 314 | 287 |
| 0 | 0 | 1 | 1024 | 623 | 210 | 191 |
| 0 | 1 | 0 | 768 | 467 | 158 | 143 |
| 0 | 1 | 1 | 512 | 311 | 106 | 95 |
| 1 | 0 | 0 | 384 | 233 | 80 | 71 |
| 1 | 0 | 1 | 256 | 155 | 54 | 47 |
| 1 | 1 | 0 | 192 | 116 | 41 | 35 |
| 1 | 1 | 1 | 128 | 77 | 28 | 23 |

Units: CPUCLK

13

The following factors affect the conversion precision of the A/D converter.

1) Signal source impedance of the analog input   →   depends upon external circuit

2) Sampling time   →   depends upon ADTM00 to ADTM02 settings

3) Actual precision of the A/D converter (comparator, CR precision, etc.)

The overall precision of the A/D converter is determined by the precision during sampling (items 1 and 2 above) and the actual precision of the A/D converter.

In consideration of the precision during sampling (dependent upon the signal source impedance), it is desirable to set a long sampling time.  If the sampling time is short, it is difficult to maintain precision.  In practical applications, set the conversion clock (sampling time) and design external circuitry that will satisfy the optimum requirements for "conversion time" and "conversion precision".

### 13.5.2 Noise-Suppression Measures

Based on the voltage difference between the analog reference voltage ($V_{REF}$) pin and the analog ground (AGND), the A/D converter in the ML66517 family converts an analog voltage at the analog input pin into digital data.  Because this type of A/D converter does not have a reference voltage source inside the microcomputer, "stability" and "noise-suppression measures" for $V_{REF}$ and AGND are important.

As noise-suppression measures, insert a bypass capacitor between the analog reference voltage ($V_{REF}$) pin and the analog ground (AGND) pin.  Also, connect the analog ground (AGND) to a stable GND on the circuit board.

If the digital and analog layouts can be separated on the circuit board, separate the circuit into a digital system ($V_{DD}$/GND) and an analog system ($V_{REF}$/AGND).  Connect bypass capacitors to each system to reduce the circulation of GND noise in the digital system.  Divide the circuit board into separate GND planes for the digital and analog systems, and then connect each GND plane to a common location where there is a stable GND supply.

In addition to inserting a bypass capacitor of 0.01 μF to 0.1 μF between $V_{REF}$ and AGND, the stability of $V_{REF}$ can be maintained by connecting a filter capacitor of 10 μF to 47 μF or larger in parallel.  Because the $V_{REF}$ voltage supply is used to avoid the effect of digital noise on the comparator used in A/D conversion, adding a filter capacitor is effective in reducing $V_{REF}$ fluctuations.

Figure 13-9 shows an example of noise-suppression measures.



**Figure 13-9  Example of Noise-Suppression Measures**

### 13.6  A/D Converter Interrupt

When each of A/D converter interrupt factors occurs, the interrupt request flag (QAD) is set to "1".  The interrupt request flag (QAD) is located in interrupt request register 3 (IRQ3).

Interrupts can be enabled or disabled by the interrupt enable flag (EAD).  The interrupt enable flag (EAD) is located in interrupt enable register 3 (IE3).

Three levels of priority can be set with the interrupt priority setting flags (P0AD and P1AD). The interrupt priority setting flags (P0AD and P1AD) are located in interrupt priority control register 7 (IP7).

Table 13-3 lists the vector address of the A/D converter interrupt factors and the interrupt processing flags.

**Table 13-3  A/D Converter Vector Address and Interrupt Processing Flags**

| Interrupt factor | Vector address [H] | Interrupt request | Interrupt enable | Priority level | |
|---|---|---|---|---|---|
| | | | | 1 | 0 |
| A/D conversion of one cycle of the scan channels is complete | 0044 | QAD | EAD | P1AD | P0AD |
| A/D conversion of the select mode is complete | | | | | |
| Symbols (byte) of registers that contain interrupt processing flags | | IRQ3 | IE3 | IP7 | |
| | Reference page | 16-15 | 16-20 | 16-28 | |

For further details regarding interrupt processing, refer to Chapter 16, "Interrupt Processing Functions".

# Peripheral Functions

# 14. Peripheral Functions

## 14.1 Overview

The ML66517 family has the clock out function to service peripheral ICs.  This function can be specified with the peripheral control register (PRPHCON).

## 14.2 Description of Clock Out Function

The clock out function has the function to output a frequency divided clock of the main clock (OSCCLK) via the CLKOUT pin.

The main clock frequency division ratio is specified with bit 0 and bit 1 (CLKO0 and CLKO1) of the peripheral control register (PRPHCON).

When the CLKOUT pin is to be used, P11_2 must be configured as a secondary function output.

## 14.3 Peripheral Control Register (PRPHCON)

The peripheral control register (PRPHCON) consists of 2 bits.

Bits 0 and 1 (CLKO0 and CLKO1) specify the frequency division ratio of the main clock (OSCCLK) that is output from the CLKOUT pin.

PRPHCON can be read from and written to by the program.  However, write operations are invalid for bits 2, 3, 4, and 7.  If read, a value of "1" will always be obtained for bits 2, 3, 4, and 7.

If writing to bits 5 and 6, be sure to write "0"s.  If read, a value of "0" will always be obtained for bits 5 and 6.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), PRPHCON becomes 9CH.

Figure 14-1 shows the PRPHCON configuration.

**14**

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| PRPHCON | — | "0" | "0" | — | — | — | CLKO1 | CLKO0 |
| At reset | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 |

Address: 0015 [H]
R/W access: R/W

| CLKO | | CLKOUT pin output |
|---|---|---|
| 1 | 0 | |
| 0 | 0 | 1/1 OSCCLK |
| 0 | 1 | 1/2 OSCCLK |
| 1 | 0 | 1/4 OSCCLK |
| 1 | 1 | 1/8 OSCCLK |

"—" indicates a nonexistent bit.
When read, its value will be "1."

"0" indicates that the value "0" must always be written to this bit.
When read, its value will be "0".

**Figure 14-1  PRPHCON Configuration**

# Chapter 15

# External Interrupt Functions

# 15. External Interrupt Functions

## 15.1 Overview

The ML66517 family is equipped with 2 categories of external interrupt inputs.  One category is maskable interrupts, of which there are 4 (EXINT0 to EXINT3) for the ML66517/ML66Q517 and 2 (EXINT0, EXINT1) for the ML66Q515/ML66514.  The other category is non-maskable interrupts, and there is 1 (NMI).

EXINT0 to EXINT3 are assigned as secondary functions of ports P6_0 to P6_3.  If EXINT are to be used, configure the corresponding ports as inputs.

NMI has its own dedicated pin.

## 15.2 External Interrupt Registers

Table 15-1 lists a summary of SFRs for the control of external interrupts.

**Table 15-1  Summary of SFRs for External Interrupt Control**

| Address [H] | Name | Symbol (byte) | Symbol (word) | R/W | 8/16 Operation | Initial value [H] | Reference page |
|---|---|---|---|---|---|---|---|
| 0058 | External Interrupt Control Register 0 | EXI0CON | — | R/W | 8 | 00 | 15-2 |
| 0059 | External Interrupt Control Register 1 | EXI1CON | — | R/W | 8 | 55 | 15-3 |
| 005A | External Interrupt Control Register 2 | EXI2CON | — | R/W | 8 | 0C/4C | 15-4 |

[Note]
    For details, refer to Chapter 20, "Special Function Registers (SFRs)".

**15**

### 15.2.1 Description of External Interrupt Registers

**(1)    External interrupt control register 0 (EXI0CON)**
The external interrupt control register 0 (EXI0CON) consists of 8 bits and sets external interrupts EXINT0 to EXINT3.  For each external interrupt setting, EXI0CON specifies the valid edge (falling edge, rising edge, or both edges) or the interrupt input invalid.

EXI0CON can be read from and written to by the program.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), EXI0CON becomes 00H.

Figure 15-1 shows the configuration of EXI0CON.

[Note]

ML66Q515/ML66514 do not have bits 4 to 7 of EXI0CON.  When read, their value will be "0".



| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|
| EX3M1 | EX3M0 | EX2M1 | EX2M0 | EX1M1 | EX1M0 | EX0M1 | EX0M0 |

EXI0CON — Address: 0058 [H], R/W access: R/W

At reset: 0 0 0 0 0 0 0 0

| EX0M | | EXINT0 valid edge |
|---|---|---|
| 1 | 0 | |
| 0 | 0 | Interrupt input invalid |
| 0 | 1 | Falling edge |
| 1 | 0 | Rising edge |
| 1 | 1 | Both edges |

| EX1M | | EXINT1 valid edge |
|---|---|---|
| 1 | 0 | |
| 0 | 0 | Interrupt input invalid |
| 0 | 1 | Falling edge |
| 1 | 0 | Rising edge |
| 1 | 1 | Both edges |

| EX2M | | EXINT2 valid edge |
|---|---|---|
| 1 | 0 | |
| 0 | 0 | Interrupt input invalid |
| 0 | 1 | Falling edge |
| 1 | 0 | Rising edge |
| 1 | 1 | Both edges |

| EX3M | | EXINT3 valid edge |
|---|---|---|
| 1 | 0 | |
| 0 | 0 | Interrupt input invalid |
| 0 | 1 | Falling edge |
| 1 | 0 | Rising edge |
| 1 | 1 | Both edges |

**Figure 15-1  EXI0CON Configuration**

**(2)  External interrupt control register 1 (EXI1CON)**

The external interrupt control register 1 (EXI1CON) consists of 8 bits.  When reset ($\overline{\text{RES}}$ signal input, execution of the BRK instruction, overflow of the wachdog timer, and opcode trap), EXI1CON becomes 55H.  However, in the case of ICE, EXI1CON becames 00H at reset.

If the capture/compare timer or 3-phase PWM function is to be used, be sure to write 55H after reset ($\overline{\text{RES}}$ signal input, execution of the BRK instruction, overflow of the watchdog timer, and opcode trap).

Figure 15-2 shows the configuration of EXI1CON.

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| EXI1CON | "0" | "1" | "0" | "1" | "0" | "1" | "0" | "1" |
| At reset | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |

Address: 0059 [H]
R/W access: R/W

"0" and "1" indicate that the values of "0" and "1" must be written, respectively. If read, the values of "0" and "1" are obrained, respectively.

**Figure 15-2  EXI1CON Configuration**

15

**(3)    External interrupt control register 2 (EXI2CON)**
The external interrupt control register 2 (EXI2CON) consists of 4 bits. Bits 4 and 5 (NMIM0 and NMIM1) specify the valid edge for NMI. Bit 7 (MIPF) enables or disables priority control for all maskable interrupts. Bit 6 (NMIRD) monitors the NMI pin.

EXI2CON can be read from and written to by the program. However, write operations to the lower 4 bits and bit 6 are invalid. If read, bits 0 and 1 will always be "0", and bits 2 and 3 will be "1". The NMI pin level is read from bit 6 (NMIRD). This bit can be conveniently used by the program to read the pin level during a NMI routine.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), EXI2CON becomes 0CH if the NMI pin is at a low level, or 4CH if the NMI pin is at a high level.

Figure 15-3 shows the configuration of EXI2CON.



**Figure 15-3  EXI2CON Configuration**

## 15.2.2 Example of External Interrupt-related Register Settings

**(1)  Port 6 mode register (P6IO)**
If EXINT0 to EXINT3 are to be used, reset the corresponding bits 0 to 3 (P6IO0 to P6IO3) to "0" to configure those ports as inputs.
The ML66Q515/ML66514 do not have EXINT2 and EXINT3.

**(2)  Port 6 secondary function control register (P6SF)**
If EXINT0 to EXINT3 are to be used, enable or disable pull-up resistors with the corresponding bits 0 to 3 (P6SF0 to P6SF3).
The ML66Q515/ML66514 do not have EXINT2 and EXINT3.

**(3)  External interrupt control register 0 (EXI0CON)**
If EXINT0 is to be used, specify the valid edge with bits 0 and 1 (EX0M0, EX0M1). If EXINT1, EXINT2 and/or EXINT3 are to be used, specify a valid edge for each with bits 2 and 3 (EX1M0, EX1M1), bits 4 and 5 (EX2M0, EX2M1), and bits 6 and 7 (EX3M0, EX3M1).
The ML66Q515/ML66514 do not have EXINT2 and EXINT3.

**(4)  External interrupt control register 1 (EXI1CON)**
If the Capture/Compare Timer or 3-phase PWM function is to be used, be sure to write 55H into the EXI1CON register.

**(5)  External interrupt control register 2 (EXI2CON)**
Specify the NMI valid edge with bits 4 and 5 (NMIM0, NMIM1).  If interrupt priority is to be used, set bit 7 (MIPF) to "1".

**15**

## 15.3  EXINT0 to EXINT3 Interrupts

When a valid edge is input to each external interrupt input pin, the corresponding interrupt request flag is set to "1". The interrupt request flags are located in interrupt request registers 0 and 1 (IRQ0 and IRQ1).

Interrupts can be enabled or disabled by the interrupt enable flag that corresponds to each pin input. The interrupt enable flags are located in interrupt enable registers 0 and 1 (IE0 and IE1).

Three levels of priority can be set with the interrupt priority setting flags that correspond to each pin input. The interrupt priority setting flags are located in interrupt priority control registers 0 and 2 (IP0 and IP2).

Table 15-2 lists the vector addresses for each pin input of EXINT0 to EXINT3 and the interrupt processing flags.

*n (n = 1 to 6) in the above table indicates the register in which each flag is allocated.

### Table 15-2  EXINT0 to EXINT3 Vector Addresses and Interrupt Processing Flags

| Interrupt factor | Vector address [H] | Interrupt request | Interrupt enable | Priority level | |
|---|---|---|---|---|---|
| | | | | 1 | 0 |
| EXINT0 pin input (external interrupt 0) | 000A | QINT0 *1 | EINT0 *3 | P1INT0 | P0INT0 *5 |
| EXINT1 pin input (external interrupt 1) | 001C | QINT1 *2 | EINT1 *4 | P1INT1 | P0INT1 *6 |
| EXINT2 pin input (external interrupt 2) | 001E | QINT2 | EINT2 | P1INT2 | P0INT2 |
| EXINT3 pin input (external interrupt 3) | 0020 | QINT3 | EINT3 | P1INT3 | P0INT3 |
| Symbols (byte) of registers that contain interrupt processing flags | | IRQ0 *1 IRQ1 *2 | IE0 *3 IE1 *4 | IP0 *5 IP2 *6 | |
| | Reference page | 16-12 16-13 | 16-17 16-18 | 16-22 16-23 | |

For further details regarding interrupt processing, refer to Chapter 16, "Interrupt Processing Functions".

[Note]

The ML66Q515/ML66514 do not have EXINT2 and EXINT3.

# Chapter 16

# Interrupt Processing Functions

# 16. Interrupt Processing Functions

## 16.1 Overview

The ML66517/ML66Q517 have 36 types of interrupts (5 external and 31 internal).  These are assigned to 24 vectors.  The ML66Q515/ML66514 have 30 types of interrupts (3 external and 27 internal), which are assigned to 18 vectors.  One of the external interrupts is a non-maskable interrupt.  Three levels of priority can be set for maskable interrupts.

Table 16-1 lists interrupts and their corresponding vector addresses.

√ mark in the table indicates that the interrupt factor is provided with, and — mark indicates that the interrupt factor is not provided with.

### Table 16-1  Interrupts and Their Corresponding Vector Addresses

| Interrupt | Vector address [H] | ML66517/ ML66Q517 | ML66Q515/ ML66514 |
|---|---|---|---|
| NMI pin input (non-maskable interrupt) | 0008 | √ | √ |
| EXINT0 pin input (external interrupt 0) | 000A | √ | √ |
| Timer 0 overflow | 001A | √ | √ |
| EXINT1 pin input (external interrupt 1) | 001C | √ | √ |
| EXINT2 pin input (external interrupt 2) | 001E | √ | — |
| EXINT3 pin input (external interrupt 3) | 0020 | √ | — |
| Timer 1 overflow | 0022 | √ | — |
| Timer 2 overflow | 0024 | √ | — |
| Timer 3 overflow | 0026 | √ | √ |
| Free running counter overflow | 002A | √ | √ |
| CAPF0 event input, CAPF1 event input | 002C | √ | √ |
| CPCMF0 event input, compare match/ CPCMF1 event input, compare match | 002E | √ | √ |
| PW3C under flow/match of PW3C and PW3CYR | 0030 | √ | √ |
| Timer 4 overflow | 0036 | √ | √ |
| SIO1 transmit buffer empty, transmit complete, receive complete | 0038 | √ | √ |
| Timer 5 overflow | 003A | √ | √ |
| SIO6 transmit buffer empty, transmit complete, receive complete | 003E | √ | √ |
| Timer 6 overflow | 0042 | √ | √ |
| One cycle of A/D conversion scan channels complete, A/D conversion select mode complete | 0044 | √ | √ |
| PWC0 overflow, match of PWC0 and PWR0 | 006A | √ | √ |
| PWC1 overflow, match of PWC1 and PWR1 | 006C | √ | √ |
| Match of PWC0 and PWR2 | 006E | √ | — |
| Match of PWC1 and PWR3 | 0070 | √ | — |
| Timer 9 overflow | 0072 | √ | √ |

**16**

## 16.2  Interrupt Function Registers

Table 16-2 lists a summary of SFRs for interrupt processing

**Table 16-2  Summary of SFRs for Interrupt Processing**

| Address [H] | Name | Symbol (byte) | Symbol (word) | R/W | 8/16 Operation | Initial value [H] | Reference page |
|---|---|---|---|---|---|---|---|
| 0004 | Program status word | PSWL | PSW | R/W | 8/16 | 00 | 2-17 |
| 0005 | | PSWH | | | | 00 | |
| 005A | External interrupt control register 2 | EXI2CON | — | R/W | 8 | 0C/4C | 15-4 |
| 0030 | Interrupt request register 0 | IRQ0 | — | R/W | 8 | 00 | 16-12 |
| 0031 | Interrupt request register 1 | IRQ1 | — | R/W | 8 | 00 | 16-13 |
| 0032 | Interrupt request register 2 | IRQ2 | — | R/W | 8 | 00 | 16-14 |
| 0033 | Interrupt request register 3 | IRQ3 | — | R/W | 8 | 00 | 16-15 |
| 005C | Interrupt request register 4 | IRQ4 | — | R/W | 8 | E0 | 16-16 |
| 0034 | Interrupt enable register 0 | IE0 | — | R/W | 8 | 00 | 16-17 |
| 0035 | Interrupt enable register 1 | IE1 | — | R/W | 8 | 00 | 16-18 |
| 0036 | Interrupt enable register 2 | IE2 | — | R/W | 8 | 00 | 16-19 |
| 0037 | Interrupt enable register 3 | IE3 | — | R/W | 8 | 00 | 16-20 |
| 005D | Interrupt enable register 4 | IE4 | — | R/W | 8 | E0 | 16-21 |
| 0038 | Interrupt priority control register 0 | IP0 | — | R/W | 8 | 00 | 16-22 |
| 003A | Interrupt priority control register 2 | IP2 | — | R/W | 8 | 00 | 16-23 |
| 003B | Interrupt priority control register 3 | IP3 | — | R/W | 8 | 00 | 16-24 |
| 003C | Interrupt priority control register 4 | IP4 | — | R/W | 8 | 00 | 16-25 |
| 003D | Interrupt priority control register 5 | IP5 | — | R/W | 8 | 00 | 16-26 |
| 003E | Interrupt priority control register 6 | IP6 | — | R/W | 8 | 00 | 16-27 |
| 003F | Interrupt priority control register 7 | IP7 | — | R/W | 8 | 00 | 16-28 |
| 005E | Interrupt priority control register 8 | IP8 | — | R/W | 8 | 00 | 16-29 |
| 005F | Interrupt priority control register 9 | IP9 | — | R/W | 8 | FC | 16-30 |

[Notes]
1. Addresses may not be consecutive in some places.

2. For details, refer to Chapter 20, "Special Function Registers (SFRs)".

## 16.3 Description of Interrupt Processing

### 16.3.1 Non-Maskable Interrupt (NMI)

The non-maskable interrupt (NMI) is an external interrupt that cannot be masked.

When the valid edge specified by bits 4 and 5 (NMIM0, NMIM1) of EXI2CON is detected, the CPU immediately transfers processing to the non-maskable interrupt.

However, the one exception occurs after reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), where the non-maskable interrupt is masked until execution of the first instruction is complete (NM1 mask function). This function is intended to prevent loss of program control after reset in the case where the non-maskable interrupt occurs before the system stack pointer (SSP) is set with a value (when the SSP is undefined). Therefore, operated as part of the above NMI mask function, set an appropriate value in SSP with the "first instruction after reset".

[Related information reference guide]
NMI settings … page 15-4

When the non-maskable interrupt (NMI) occurs, a sequence such as listed below is automatically processed by the hardware and the first instruction of the NMI routine is executed. 14 cycles are used to transfer to the NMI routine.

- Save the program counter (PC)
- Save the accumulator (ACC)
- Save the local register base (LRB)
- Save the program status word (PSW)
- Reset the non-maskable interrupt request flag
- Disable maskable interrupts
- Disable multiple interrupts by the non-maskable interrupt
- Load the program counter with the value that has been written to the NMI routine vector table (0008H, 0009H)

Use a RTI instruction at the end of the NMI routine.

When a RTI instruction is executed, the hardware automatically processes a sequence such as listed below to complete the NMI routine. 12 cycles are used to return from the NMI routine.

- Restore the program status word (PSW)
- Restore the local register base (LRB)
- Restore the accumulator (ACC)
- Restore the program counter (PC)
- Enable maskable interrupts
- Enable multiple interrupts by the non-maskable interrupt

Figure 16-1 shows examples of saving and restoring the PC, ACC, LRB and PSW.

**16**

[Note]

If in the case of the ML66517/ML66Q517, the program memory space has been expanded to 128KB, in addition to the above processing, the code segment register (CSR) will be saved and restored.  In this case, 17 cycles will be used to transfer to the NMI routine, and 14 cycles to return from the NMI routine.

- Interrupt processing example (for a 64KB program memory space)

| | (before saving) | | (after saving)<br>(before execution of<br>RTI instruction) | | (after execution of<br>RTI instruction) |
|---|---|---|---|---|---|
| 07F7H | | SSP→ 07F7H | | 07F7H | |
| 07F8H | | 07F8H | PSWL | 07F8H | PSWL |
| 07F9H | | 07F9H | PSWH | 07F9H | PSWH |
| 07FAH | | 07FAH | LRBL | 07FAH | LRBL |
| 07FBH | | 07FBH | LRBH | 07FBH | LRBH |
| 07FCH | | 07FCH | ACCL | 07FCH | ACCL |
| 07FDH | | 07FDH | ACCH | 07FDH | ACCH |
| 07FEH | | 07FEH | PCL | 07FEH | PCL |
| SSP→ 07FFH | | 07FFH | PCH | SSP→ 07FFH | PCH |

- Interrupt processing example (for a greater than 64KB  program memory space)

| | (before saving) | | (after saving)<br>(before execution of<br>RTI instruction) | | (after execution of<br>RTI instruction) |
|---|---|---|---|---|---|
| 07F4H | | 07F4H | | 07F4H | |
| 07F5H | | SSP→ 07F5H | | 07F5H | |
| 07F6H | | 07F6H | PSWL | 07F6H | PSWL |
| 07F7H | | 07F7H | PSWH | 07F7H | PSWH |
| 07F8H | | 07F8H | LRBL | 07F8H | LRBL |
| 07F9H | | 07F9H | LRBH | 07F9H | LRBH |
| 07FAH | | 07FAH | ACCL | 07FAH | ACCL |
| 07FBH | | 07FBH | ACCH | 07FBH | ACCH |
| 07FCH | | 07FCH | CSR | 07FCH | CSR |
| 07FDH | | 07FDH | Undefined | 07FDH | Undefined |
| 07FEH | | 07FEH | PCL | 07FEH | PCL |
| SSP→ 07FFH | | 07FFH | PCH | SSP→ 07FFH | PCH |

SSP: System Stack Pointer

**Figure 16-1  Examples of Saving and Restoring the PC, ACC, LRB and PSW**

### 16.3.2 Maskable Interrupts

Maskable interrupts are generated by various interrupt factors such as built-in internal peripheral hardware, external interrupt inputs, etc.

The control of maskable interrupts is performed by the following.
- Interrupt request registers (IRQ0 to IRQ4)
- Interrupt enable registers (IE0 to IE4)
- Master interrupt enable flag (MIE)
- Master interrupt priority flag (MIPF)
- Interrupt priority control registers (IP0, IP2 to IP9)

**(1)    Interrupt request registers (IRQ0 to IRQ4)**
Interrupt request registers (IRQs) are set to "1" when each interrupt source generates an interrupt signal.  If an interrupt is received, the registers are automatically reset to "0" while transferring to the interrupt processing routine.  IRQ bits can also be set to "1" or "0" by the program.

**(2)    Interrupt enable registers (IE0 to IE4)**
Interrupt enable registers (IEs) individually enable or disable the generation of interrupts. When an IE bit is "0", generation of the corresponding interrupt is disabled.  When an IE bit is "1", generation of the corresponding interrupt is enabled.

**(3)    Master interrupt enable flag (MIE)**
The master interrupt enable flag (MIE) is a 1-bit flag <u>located in the program status word (PSW).</u>  MIE enables or disables generation of all the maskable interrupts.
MIE = "0"  All maskable interrupts are disabled (regardless of IE)
MIE = "1"  Maskable interrupts are enabled (only those interrupt factors enabled by IE)

[Related information reference guide]
Program status word (PSW) … Page 2-17

**(4)    Master interrupt priority flag (MIPF)**
The master interrupt priority flag (MIPF) is a 1-bit flag <u>located in the external interrupt control register 2 (EXI2CON).</u>  MIPF enables or disables priority for all the maskable interrupts.
MIPF = "0"   Priority control disabled (regardless of IP, interrupts controlled by MIE and IE only)
MIPF = "1"   Priority control enabled (3 levels of priority control according to IP setting)

[Related information reference guide]
External interrupt control register 2 (EXI2CON) …  Page 15-4

**16**

**(5)    Interrupt priority control registers (IP0, IP2 to IP9)**
Interrupt priority control registers (IPs) specify the priority of maskable interrupts.  The 2-bit specification (P1xxx, P0xxx) for each interrupt indicates 3 levels of priority (where xxx is an abbreviation for each interrupt factor).  For further details regarding priority control, refer to Section 16.3.3, "Priority Control of Maskable Interrupts".
Priority is specified as shown below.

| P1xxx | P0xxx | Priority | |
|-------|-------|----------|---|
| 0 | 0 | Level 0 | (low) |
| 0 | 1 | Level 1 | ↕ |
| 1 | * | Level 2 | (high) |

( * indicates either "0" or "1")

Figure 16-2 shows a block diagram of the control for maskable interrupts.  IRQ bits are indicated as Qxxx, IE bits as Exxx, and IP bits as P0xxx, P1xxx for each interrupt factor. In some cases, several maskable interrupts correspond to the same interrupt vector.  For those interrupts, within each function block there is a flag to enable or disable multiple interrupts and an interrupt request flag to verify (by polling) which interrupt was generated.

[1 interrupt vector for each interrupt]



[1 interrupt vector for 2 interrupts]



The control in the above enclosed area exists in each function block.

**Figure 16-2  Maskable Interrupt Control Block Diagram**

16

Table 16-3 lists the vector address and bit symbol for each maskable interrupt.

If multiple maskable interrupts are generated simultaneously, the lower vector address (in the order of Table 16-3) is given priority and processed.  Similarly, for interrupts that have been enabled, if the priority level is set and priority control enabled (MIPF = "1"), when multiple maskable interrupts with the same priority are generated simultaneously, the lower vector address is given priority and processed.

### Table 16-3  Vector Addresses and Bit Symbols for Maskable Interrupts

| No. | Interrupt factor | Vector address [H] | Interrupt request | Interrupt enable | Priority level 1 | Priority level 0 |
|---|---|---|---|---|---|---|
| 1 | EXINT0 pin input (external interrupt 0) | 000A | QINT0 | EINT0 | P1INT0 | P0INT0 |
| 2 | Timer 0 overflow | 001A | QTM0OV | ETM0OV | P1TM0OV | P0TM0OV |
| 3 | EXINT1 pin input (external interrupt 1) | 001C | QINT1 | EINT1 | P1INT1 | P0INT1 |
| 4 | EXINT2 pin input (external interrupt 2) | 001E | QINT2 | EINT2 | P1INT2 | P0INT2 |
| 5 | EXINT3 pin input (external interrupt 3) | 0020 | QINT3 | EINT3 | P1INT3 | P0INT3 |
| 6 | Timer 1 overlow | 0022 | QTM1OV | ETM1OV | P1TM1OV | P0TM1OV |
| 7 | Timer 2 overlow | 0024 | QTM2OV | ETM2OV | P1TM2OV | P0TM2OV |
| 8 | Timer 3 overflow | 0026 | QTM3OV | ETM3OV | P1TM3OV | P0TM3OV |
| 9 | Free running counter overflow | 002A | QFRCOV | EFRCOV | P1FRCOV | P0FRCOV |
| 10 | CAPF0 event input, CAPF1 event input | 002C | QCAP | ECAP | P1CAP | P0CAP |
| 11 | CPCMF0 event input, compare match/ CPCMF1 event input, compare match | 002E | QCPCM | ECPCM | P1CPCM | P0CPCM |
| 12 | PW3C under flow/ match of PW3C and PW3CYR | 0030 | Q3PWM | E3PWM | P13PWM | P03PWM |
| 13 | Timer 4 overflow | 0036 | QTM4OV | ETM4OV | P1TM4OV | P0TM4OV |
| 14 | SIO1 transmit buffer empty, transmit complete, receive complete | 0038 | QSIO1 | ESIO1 | P1SIO1 | P0SIO1 |
| 15 | Timer 5 overflow | 003A | QTM5OV | ETM5OV | P1TM5OV | P0TM5OV |
| 16 | SIO6 transmit buffer emply, transmit complete, receive complete | 003E | QSIO6 | ESIO6 | P1SIO6 | P0SIO6 |
| 17 | Timer 6 overflow | 0042 | QTM6OV | ETM6OV | P1TM6OV | P0TM6OV |
| 18 | One cycle of A/D conversion scan channels complete, A/D conversion select mode complete | 0044 | QAD | EAD | P1AD | P0AD |
| 19 | PWC0 overflow, match of PWC0 and PWR0 | 006A | QPWM0 | EPWM0 | P1PWM0 | P0PWM0 |
| 20 | PWC1 overflow, match of PWC1 and PWR1 | 006C | QPWM1 | EPWM1 | P1PWM1 | P0PWM1 |
| 21 | Match of PWC0 and PWR2 | 006E | QPWM2 | EPWM2 | P1PWM2 | P0PWM2 |
| 22 | Match of PWC1 and PWR3 | 0070 | QPWM3 | EPWM3 | P1PWM3 | P0PWM3 |
| 23 | Timer 9 overflow | 0072 | QTM9OV | ETM9OV | P1TM9OV | P0TM9OV |

When a maskable interrupt occurs, a sequence such as listed below is automatically processed by the hardware and the first instruction of the maskable interrupt routine is executed. 14 cycles are used to transfer to the maskable interrupt routine.

- Save the program counter (PC)
- Save the accumulator (ACC)
- Save the local register base (LRB)
- Save the program status word (PSW)
- Reset the IRQ that initiated the maskable interrupt process
- Reset MIE in PSW (resetting MIE to "0" disables reception of all maskable interrupts)
- Disable reception of interrupts with the same or lower interrupt priority level (if MIPF = 1)
- Load the program counter with the value that has been written to the vector table

Use a RTI instruction at the end of the maskable interrupt routine.

When a RTI instruction is executed, the hardware automatically processes a sequence such as listed below to complete the maskable interrupt routine. 12 cycles are used to return from the maskable interrupt routine.

- Enable reception of interrupts with the same or lower interrupt priority level (if MIPF = 1)
- Restore the program status word (PSW) (set MIE to "1")
- Restore the local register base (LRB)
- Restore the accumulator (ACC)
- Restore the program counter (PC)

Figure 16-1 shows examples of saving and storing the PC, ACC, LRB and PSW.

[Note]
   If   in the case of the ML66517/ML66Q517, the program memory space has been expanded to 128KB, in addition to the above processing, the code segment register (CSR) will be saved and restored.  In this case, 17 cycles will be used to transfer to the maskable interrupt routine, and 14 cycles to return from the maskable interrupt routine.

**16**

### 16.3.3 Priority Control of Maskable Interrupts

The ML66517 family can set 3 levels of priority for each maskable interrupt factor, resulting in easy to realize control of multiple interrupts. Priority control in actual programs is described below.

**(1)    Basic interrupt control**
When a maskable interrupt occurs, since the reception of other maskable interrupts is automatically disabled (MIE = "0"), other interrupts (except for nonmaskable interrupts and reset processing) will not occur within the interrupt processing routine. If another maskable interrupt is generated during execution of the interrupt routine, that interrupt will wait for processing. In such a case, immediately after processing of the first interrupt is completed, processing of the interrupt that has been waiting will begin. (See Figure 16-3.) If several interrupts are awaiting processing, the interrupt vector with the lowest address will be processed first. (See Table 16-3.)

**(2)    Multiple interrupt control**
During execution of an interrupt routine, other maskable interrupts may be enabled. This is known as "multiple interrupt control". If multiple interrupt control is set, the maskable interrupt disabling process (MIE = "0"), automatically performed by hardware when a maskable interrupt occurs, is cancelled within the maskable interrupt routine.

The following two methods exist for multiple interrupt control.
(i)  Control by IE flags
(ii) Control by MIPF (Master Interrupt Priority Flag)

(i) Control by IE flags
In the interrupt processing routine, only those IE flags that correspond to the multiple interrupt factors to be enabled are set to "1". Multiple interrupts from other factors are disabled by setting their IE flags to "0".

Next, by setting the MIE flag to "1" within the interrupt processing routine, the reception of multiple interrupts for the enabled interrupt factors enabled by setting the IE flags to "1" will begin. (See Figure 16-4.)

If an interrupt occurs for which the corresponding IE flag is "0" while another interrupt is being processed, the interrupt will wait until the interrupt process being executed is completed and the program changes its IE flag to "1".

(ii) Control by MIPF (Master Interrupt Priority Flag)
In addition to the control of (i) above, by setting MIPF to "1", the priority of maskable interrupts can be controlled by the hardware. Of the enabled interrupt factors specified with IE = "1", multiple interrupts are enabled only for those interrupt factors whose priority is higher than that of the interrupt currently being processed. (If MIPF = "0", then all interrupt factors with IE specified as "1" will be enabled for multiple interrupts.)

If interrupts are generated having the same or lower priority than that of the interrupt process currently being executed, those interrupts will wait until completion of the interrupt process currently being executed. After completion of the interrupt process, if several interrupts are waiting, they will be executed in order of highest priority. However, if there are several interrupts with the same priority level, the interrupt with the lowest vector address will be processed first. (See Table 16-3.)

Main program flow

Interrupt request A occurs (IRQ = 1, IE = 1)

MIE→"0"

Interrupt processing routine A

Interrupt request B occurs (IRQ = 1, IE = 1)

Interrupt wait

MIE→"1"

MIE→"0"

Interrupt processing routine B

MIE→"1"

**Figure 16-3  Fundamental Interrupt Control**

Main program flow

Interrupt request A occurs (IRQ = 1, IE = 1)

Interrupt request B occurs (IRQ = 1, IE = 1)

MIE→"0"

Interrupt processing routine A

MIE→"1"

MIE→"0"

Interrupt processing routine B

MIE→"1"

MIE→"1"

**Figure 16-4  Multiple Interrupt Control**

16

## 16.4 IRQ, IE and IP Register Configurations for Each Interrupt

Each maskable interrupt factor has its own interrupt request register (IRQ0 to IRQ4), interrupt enable register (IE0 to IE4) and interrupt priority control register (IP0, IP2 to IP9).

These registers are allocated as a group of interrupt processing registers, independent from the group of operation and control registers for each internal peripheral module.

The configurations of each interrupt processing register are presented below, showing which bits of which registers are allocated as the IRQ, IE and IP flags for each interrupt factor. At the end of chapters describing internal peripheral modules, a reference page is listed for the interrupt processing registers of that module.

### 16.4.1 Interrupt Request Registers (IRQ0 to IRQ4)

**(1)    Interrupt request register 0 (IRQ0)**

Interrupt request register 0 (IRQ0) consists of 1 bit. The bit is set to "1" corresponding to external interrupt 0 (bit 0).

IRQ0 can be read or written by the program. However, if writing to bits 1 through 7, always write those bits as "0". If read, a value of "0" will always be obtained for bits 1 through 7.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), IRQ0 becomes 00H.

Figure 16-5 shows the configuration of IRQ0.

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---|---|---|---|---|---|---|---|---|---|
| IRQ0 | "0" | "0" | "0" | "0" | "0" | "0" | "0" | QINT0 | Address: 0030 [H] |
| At reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | R/W access: R/W |

| 0 | No interrupt request from external interrupt 0 |
|---|---|
| 1 | Interrupt request from external interrupt 0 |

"0" indicates that a value of "0" must be written.
If read, a value of "0" will be obtained.

**Figure 16-5  IRQ0 Configuration**

**(2)  Interrupt request register 1 (IRQ1)**

Interrupt request register 1 (IRQ1) consists of 7 bits.  Bits are set to "1" corresponding to overflow of timer 0 (bit 0), external interrupts 1 to 3 (bits 1 to 3), overfrow of timer 1 (bit 4), overflow of timer 2 (bit 5), and overflow of timer 3 (bit 6).

IRQ1 can be read or written by the program.  However, if writing to bit7, always write this bit as "0".  If read, a value of "0" will always be obtained for bit 7.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), IRQ1 becomes 00H.

[Note]

The ML66Q515/ML66514 do not have external interrupts 2 and 3 and timers 1 and 2. If writing to bits 2 through 5, always write those bits as "0".  If read, a value of "0" will always be obtained for bits 2 through 5.

Figure 16-6 shows the configuration of IRQ1.



**Figure 16-6  IRQ1 Configuration**

**(3)  Interrupt request register 2 (IRQ2)**

Interrupt request register 2 (IRQ2) consists of 6 bits.  Bits are set to "1" corresponding to free running counter overflow (bit 0), CAPFn (n = 0, 1) event input (bit 1), CPCMFn (n = 0, 1) event input/compare match (bit 2), PW3C under flow/match of PW3C and PW3CYR (bit 3), overflow of timer 4 (bit 6), and SIO1 transmit buffer empty/transmit complete/receive complete (bit 7).

IRQ2 can be read or written by the program.  However, if writing to bits 4 and 5, always write those bits as "0".  If read, a value of "0" will always be obtained for bits 4 and 5.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), IRQ2 becomes 00H.

Figure 16-7 shows the configuration of IRQ2.

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---|---|---|---|---|---|---|---|---|---|
| IRQ2 | QSIO1 | QTM4OV | "0" | "0" | Q3PWM | QCPCM | QCAP | QFRCOV | Address: 0032 [H] |
| At reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | R/W access: R/W |

| | |
|---|---|
| 0 | No interrupt request from free running counter over flow |
| 1 | Interrupt request from free running counter over flow |

| | |
|---|---|
| 0 | No interrupt request from CAPFn (n = 0, 1) event input |
| 1 | Interrupt request from CAPFn (n = 0, 1) event input |

| | |
|---|---|
| 0 | No interrupt request from CPCMFn (n = 0, 1) event input compare match |
| 1 | Interrupt request from CPCMFn (n = 0, 1) event input/compare match |

| | |
|---|---|
| 0 | No  interrupt request from PW3C under flow/match of PW3C and PW3CYR interrupt |
| 1 | Interrupt request from PW3C under flow/match of PW3C and PW3CYR |

| | |
|---|---|
| 0 | No interrupt request  from timer 4 overflow |
| 1 | Interrupt request from timer 4 overflow |

| | |
|---|---|
| 0 | No interrupt request from SIO1 transmit buffer empty/transmit complete/receive complete |
| 1 | Interrupt request from SIO1 transmit buffer empty/transmit complete/receive complete |

"0" indicates that a value of "0" must be written.
If read, a value of "0" will be obtained.

**Figure 16-7  IRQ2 Configuration**

**(4)    Interrupt request register 3 (IRQ3)**

Interrupt request register 3 (IRQ3) consists of 4 bits. Bits are set to "1" corresponding to overflow of timer 5 (bit 0), SIO6 transmit buffer emply/transmit completion/receive completion (bit 2), overflow of timer 6 (bit 4), and A/D conversion scan channel cycle complete/select mode complete (bit 5).

IRQ3 can be read or written by the program. However, if writing to bits 1, 3, 6 and 7, always write those bits as "0". If read, a value of "0" will always be obtained for bits 1, 3, 6 and 7.

When reset ($\overline{RES}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), IRQ3 becomes 00H.

Figure 16-8 shows the configuration of IRQ3.

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---|---|---|---|---|---|---|---|---|---|
| IRQ3 | "0" | "0" | QAD | QTM6OV | "0" | QSIO6 | "0" | QTM5OV | Address: 0033 [H] |
| At reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | R/W access: R/W |

| 0 | No interrupt request from timer 5 overflow |
|---|---|
| 1 | Interrupt request from timer 5 overflow |

| 0 | No  interrupt request from SIO6 transmit buffer empty/transmit completion/receive completion |
|---|---|
| 1 | Interrupt request from SIO6 transmit buffer empty/transmit completion/receive completion |

| 0 | No interrupt request from timer 6 overflow |
|---|---|
| 1 | Interrupt request from timer 6 overflow |

| 0 | No interrupt request from A/D conversion scan channel cycle complete/select mode complete |
|---|---|
| 1 | Interrupt request from A/D conversion scan channel cycle complete/select mode complete |

"0" indicates that a value of "0" must be written.
If read, a value of "0" will be obtained.

**Figure 16-8  IRQ3 Configuration**

**16**

**(5)    Interrupt request register 4 (IRQ4)**

Interrupt request register 4 (IRQ4) consists of 5 bits.  Bits are set to "1" corresponding to overflow of PWC0/matching of PWC0 and PWR0 (bit 0), overflow of PWC1/matching of PWC1 and PWR1 (bit 1), matching of PWC0 and PWR2 (bit 2), matching of PWC1 and PWR3 (bit 3), and overflow of timer 9 (bit 4).

IRQ4 can be read or written by the program.  However, writes to bits 5 through 7 are invalid.  If read, a value of "1" will always be obtained for bits 5 through 7.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), IRQ4 becomes E0H.

[Note]

The ML66Q515/ML66514 do not have PWR2 and RWR3.  If writing to bit 2 and bit 3, always write these bits as "0".  If read, a value of "0" will be always be obtained for bits 2 and 3.

Figure 16-9 shows the configuration of IRQ4.

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---|---|---|---|---|---|---|---|---|---|
| IRQ4 | — | — | — | QTM9OV | QPWM3 | QPWM2 | QPWM1 | QPWM0 | Address: 005C [H] |
| At reset | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | R/W access: R/W |

| | |
|---|---|
| 0 | No interrupt request from PWC0 overflow/PWC0and PWR0 matching |
| 1 | Interrupt request from PWC0 overflow/ PWC0and PWR0 matching |

| | |
|---|---|
| 0 | No interrupt request from PWC1 overflow/PWC1 and PWR1 matching |
| 1 | Interrupt request from PWC1 overflow/ PWC1 and PWR1 matching |

| | |
|---|---|
| 0 | No interrupt request from PWC0 and PWR2 matching |
| 1 | Interrupt request from PWC0 and PWR2 matching |

| | |
|---|---|
| 0 | No interrupt request from PWC1 and PWR3 matching |
| 1 | Interrupt request from PWC1 and PWR3 matching |

| | |
|---|---|
| 0 | No interrupt request from timer 9 overflow |
| 1 | Interrupt request from timer 9 overflow |

"—" indicates a non-existent bit.
When read, its value will be "1".

**Figure 16-9  IRQ4 Configuration**

### 16.4.2 Interrupt Enable Registers (IE0 to IE4)

**(1)    Interrupt enable register 0 (IE0)**

Interrupt enable register 0 (IE0) consists of 1 bit.  The generation of an interrupt is enabled by setting the bit to "1" corresponding to external interrupt 0 (bit 0).

IE0 can be read or written by the program.  However, if writing to bits 1 through 7, always write those bits as "0".  If read, a value of "0" will always be obtained for bits 1 through 7.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), IE0 becomes 00H.

Figure 16-10 shows the configuration of IE0.

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---|---|---|---|---|---|---|---|---|---|
| IE0 | "0" | "0" | "0" | "0" | "0" | "0" | "0" | EINT0 | Address: 0034 [H] |
| At reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | R/W access: R/W |

| | |
|---|---|
| 0 | Disable external interrupt 0 |
| 1 | Enable external interrupt 0 |

"0" indicates that a value of "0" must be written.
If read, a value of "0" will be obtained.

**Figure 16-10  IE0 Configuration**

**16**

**(2)    Interrupt enable register 1 (IE1)**

Interrupt enable register 1 (IE1) consists of 7 bits.  The generation of interrupts is enabled by setting bits to "1" corresponding to overflow of timer 0 (bit 0), external interrupts 1 to 3 (bits 1 to 3), overflow of timer 1 (bit 4), overflow of timer 2 (bit 5), and overflow of timer 3 (bit 6).

IE1 can be read or written by the program.  However, if writing to bit 7, always write this bit as "0".  If read, a value of "0" will always be obtained for bit 7.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), IE1 becomes 00H.

[Note]

The ML66Q515/ML66514 do not have external interrupts 2 and 3 and timers 1 and 2.  If writing to bits 2 through 5, always write those bits as "0".  If read, a value of "0" will always be obtained for bits 2 through 5.

Figure 16-11 shows the configuration of IE1.

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---|---|---|---|---|---|---|---|---|---|
| IE1 | "0" | ETM3OV | ETM2OV | ETM1OV | EINT3 | EINT2 | EINT1 | ETM0OV | Address: 0035 [H]<br>R/W access: R/W |
| At reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |

| 0 | Disable timer 0 overflow interrupt |
|---|---|
| 1 | Enable timer 0 overflow interrupt |

| 0 | Disable external interrupt 1 |
|---|---|
| 1 | Enable external interrupt 1 |

| 0 | Disable external interrupt 2 |
|---|---|
| 1 | Enable external interrupt 2 |

| 0 | Disable external interrupt 3 |
|---|---|
| 1 | Enable external interrupt 3 |

| 0 | Disable timer 1 overflow interrupt |
|---|---|
| 1 | Enable timer 1 overflow interrupt |

| 0 | Disable timer 2 overflow interrupt |
|---|---|
| 1 | Enable timer 2 overflow interrupt |

| 0 | Disable timer 3 overflow interrupt |
|---|---|
| 1 | Enable timer 3 overflow interrupt |

"0" indicates that a value of "0" must be written.
If read, a value of "0" will be obtained.

**Figure 16-11  IE1 Configuration**

**(3)** **Interrupt enable register 2 (IE2)**

Interrupt enable register 2 (IE2) consists of 6 bits. The generation of interrupts is enabled by setting bits to "1" corresponding to free running counter overflow (bit 0), CAPFn (n = 0, 1) event input (bit 1), CPCMFn (n = 0, 1) event input/compare match (bit 2), PW3C underflow/match of PW3C and PW3CYR (bit 3), overflow of timer 4 (bit 6), and SIO1 transmit buffer empty/transmit complete/receive complete (bit 7).

IE2 can be read or written by the program. However, if writing to bits 4 and 5, always write those bits as "0". If read, a value of "0" will always be obtained for bits 4 and 5.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), IE2 becomes 00H.

Figure 16-12 shows the configuration of IE2.

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---|---|---|---|---|---|---|---|---|---|
| IE2 | ESIO1 | ETM4OV | "0" | "0" | E3PWM | ECPCM | ECAP | EFRCOV | Address: 0036 [H] |
| At reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | R/W access: R/W |

| | |
|---|---|
| 0 | Disable free running counter overflow interrupt |
| 1 | Enable free running counter overflow interrupt |

| | |
|---|---|
| 0 | Disable CAPFn (n = 0, 1) event input interrupt |
| 1 | Enable CAPFn (n = 0, 1) event input interrupt |

| | |
|---|---|
| 0 | Disable CPCMFn (n = 0, 1) event input/ compare match interrupt |
| 1 | Enable CPCMFn (n = 0, 1) event input/ compare match interrupt |

| | |
|---|---|
| 0 | Disable PW3C underflow/match of PW3C and PW3CYR interrupt |
| 1 | Enable PW3C underflow/match of PW3C and PW3CYR interrupt |

| | |
|---|---|
| 0 | Disable timer 4 overflow interrupt |
| 1 | Enable timer 4 overflow interrupt |

| | |
|---|---|
| 0 | Disable SIO1 transmit buffer empty/transmit complete/receive complete interrupt |
| 1 | Enable SIO1 transmit buffer empty/transmit complete/receive complete interrupt |

"0" indicates that a value of "0" must be written.
If read, a value of "0" will be obtained.

**Figure 16-12  IE2 Configuration**

16

**(4)    Interrupt enable register 3 (IE3)**

Interrupt enable register 3 (IE3) consists of 4 bits. The generation of interrupts is enabled by setting bits to "1" corresponding to overflow of timer 5 (bit 0), SIO6 transmit buffer empty/ transmit conpletion/receive completion (bit 2), overflow of timer 6 (bit 4), and A/D conversion scan channel cycle complete/select mode complete (bit 5).

IE3 can be read or written by the program.  However, if writing to bits 1, 3, 6 and 7, always write those bits as "0".  If read, a value of "0" will always be obtained for bits 1, 3, 6 and 7.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), IE3 becomes 00H.

Figure 16-13 shows the configuration of IE3.

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---|---|---|---|---|---|---|---|---|---|
| IE3 | "0" | "0" | EAD | ETM6OV | "0" | ESIO6 | "0" | ETM5OV | Address: 0037 [H] R/W access: R/W |
| At reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |

| | |
|---|---|
| 0 | Disable timer 5 overflow interrupt |
| 1 | Enable timer 5 overflow interrupt |

| | |
|---|---|
| 0 | Disable SIO6 transmit buffer empty/transmit completion/receive completion interrupt |
| 1 | Enable SIO6 transmit buffer empty/transmit completion/receive completion interrupt |

| | |
|---|---|
| 0 | Disable timer 6 overflow interrupt |
| 1 | Enable timer 6 overflow interrupt |

| | |
|---|---|
| 0 | Disable A/D conversion scan channel cycle complete/select mode complete interrupt |
| 1 | Enable A/D conversion scan channel cycle complete/select mode complete interrupt |

"0" indicates that a value of "0" must be written.
If read, a value of "0" will be obtained.

**Figure 16-13  IE3 Configuration**

**(5)  Interrupt enable register 4 (IE4)**

Interrupt enable register 4 (IE4) consists of 5 bits.  The generation of interrupts is enabled by setting bits to "1" corresponding to overflow of PWC0/matching of PWC0 and PWR0 (bit 0), overflow of PWC1/matching of PWC1 and PWR1 (bit 1), matching of PWC0 and PWR2 (bit 2), matching of PWC1 and PWR3 (bit 3), and overflow of timer 9 (bit 4).

IE4 can be read or written by the program.  However, writes to bits 5 through 7 are invalid.  If read, a value of "1" will always be obtained for bits 5 through 7.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), IE4 becomes E0H.

[Note]

The ML66Q515/ML66514 do not have PWR2 and PWR3.  If writing to bit 2 and 3, always write those bits as "0".  If read, a value of "0" will always be obtained for bit 2 and 3.

Figure 16-14 shows the configuration of IE4.



| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|
| — | — | — | ETM9OV | EPWM3 | EPWM2 | EPWM1 | EPWM0 |

IE4
At reset: 1 1 1 0 0 0 0 0

Address: 005D [H]
R/W access: R/W

| 0 | Disable PWC0 overflow/PWC0 and PWR0 matching interrupt |
| 1 | Enable PWC0 overflow/PWC0 and PWR0 matching interrupt |

| 0 | Disable PWC1 overflow/PWC1 and PWR1 matching interrupt |
| 1 | Enable PWC1 overflow/PWC1 and PWR1 matching interrupt |

| 0 | Disable PWC0 and PWR2 matching interrupt |
| 1 | Enable PWC0 and PWR2 matching interrupt |

| 0 | Disable PWC1 and PWR3 matching interrupt |
| 1 | Enable PWC1 and PWR3 matching interrupt |

| 0 | Disable timer 9 overflow interrupt |
| 1 | Enable timer 9 overflow interrupt |

"—" indicates a nonexistent bit.
When read, its value will be "1".

**Figure 16-14  IE4 Configuration**

16

### 16.4.3 Interrupt Priority Control Registers (IP0, IP2 to IP9)

### (1)    Interrupt priority control register 0 (IP0)

Interrupt priority control register 0 (IP0) consists of 2 bits and specifies the interrupt priority for external interrupt 0 (bits 0 and 1).

IP0 can be read or written by the program.  However, if writing to bits 2 through 7, always write those bits as "0".  If read, a value of "0" will always be obtained for bits 2 through 7.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), IP0 becomes 00H.

Figure 16-15 shows the configuration of IP0.

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---|---|---|---|---|---|---|---|---|---|
| IP0 | "0" | "0" | "0" | "0" | "0" | "0" | P1INT0 | P0INT0 | Address: 0038 [H] |
| At reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | R/W access: R/W |

| INT0 | | External interrupt 0 priority |
|---|---|---|
| P1 | P0 | |
| 0 | 0 | Level 0 |
| 0 | 1 | Level 1 |
| 1 | * | Level 2 |

"0" indicates that a value of "0" must be written.
If read, a value of "0" will be obtained.

"*" indicates a "0" or "1".

**Figure 16-15  IP0 Configuration**

**(2)    Interrupt priority control register 2 (IP2)**

Interrupt priority control register 2 (IP2) consists of 8 bits and specifies interrupt priority for overflow of timer 0 (bits 0 and 1), external interrupts 1 (bits 2 and 3), external interrupt 2 (bits 4 and 5) and external interrupt 3 (bits 6 and 7).

IP2 can be read or written by the program.

When reset ($\overline{RES}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), IP2 becomes 00H.

[Note]

The ML66Q515/ML66514 do not have external interrupts 2 and 3.  If writing to bits 4 through 7, always write those bits as "0".  If read, a value of "0" will always be obtained for bits 4 through 7.

Figure 16-16 shows the configuration of IP2.



"*" indicates a "0" or "1".

**Figure 16-16  IP2 Configuration**

**(3)    Interrupt priority control register 3 (IP3)**

Interrupt priority control register 3 (IP3) consists of 6 bits and specifies interrupt priority for overflow of timer 1 (bits 0 and 1), overflow of timer 2 (bits 2 and 3), and overflow of timer 3 (bits 4 and 5).

IP3 can be read or written by the program.  However, if writing to bits 6 and 7, always write those bits as "0".  If read, a value of "0" will always be obtained for bits 6 and 7.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), IP3 becomes 00H.

[Note]

The ML66Q515/ML66514 do not have timers 1 and 2.  If writing to bits 0 through 3, always write those bits as "0".  If read, a value of "0" will always be obtained for bits 0 through 3.

Figure 16-17 shows the configuration of IP3.



**Figure 16-17  IP3 Configuration**

**(4)  Interrupt priority control register 4 (IP4)**

Interrupt priority control register 4 (IP4) consists of 8 bits and specifies interrupt priority for free running counter overflow (bits 0 and 1), CAPFn (n = 0, 1) event input (bits 2 and 3), CPCMFn (n = 0, 1) event input/compare match (bits 4 and 5), and PW3C underflow/match of PW3C and PW3CYR (bits 6 and 7).

IP4 can be read or written by the program.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), IP4 becomes 00H.

Figure 16-18 shows the configuration of IP4.

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| IP4 | P13PWM | P03PWM | P1CPCM | P0CPCM | P1CAP | P0CAP | P1FRCOV | P0FRCOV |
| At reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Address: 003C [H]
R/W access: R/W

| FRCOV | | Free running counter |
|---|---|---|
| P1 | P0 | overflow priority |
| 0 | 0 | Level 0 |
| 0 | 1 | Level 1 |
| 1 | * | Level 2 |

| CAPF | | CAPFn (n = 0, 1) event priority |
|---|---|---|
| P1 | P0 | |
| 0 | 0 | Level 0 |
| 0 | 1 | Level 1 |
| 1 | * | Level 2 |

| CPCMF | | CPCMFn (n = 0, 1) event input/ |
|---|---|---|
| P1 | P0 | compare match priority |
| 0 | 0 | Level 0 |
| 0 | 1 | Level 1 |
| 1 | * | Level 2 |

| 3PWM | | PW3C underflow/match of |
|---|---|---|
| P1 | P0 | PW3C and PW3CYR priority |
| 0 | 0 | Level 0 |
| 0 | 1 | Level 1 |
| 1 | * | Level 2 |

"*" indicates a "0" or "1".

**Figure 16-18  IP4 Configuration**

16

**(5)    Interrupt priority control register 5 (IP5)**

Interrupt priority control register 5 (IP5) consists of 4 bits and specifies interrupt priority for overflow of timer 4 (bits 4 and 5) and SIO1 transmit buffer empty/transmit complete/receive complete (bits 6 and 7).

IP5 can be read or written by the program.  However, if writing to bits 0 through 3, always write those bits as "0".  If read, a value of "0" will always be obtained for bits 0 through 3.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), IP5 becomes 00H.

Figure 16-19 shows the configuration of IP5.



| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|
| P1SIO1 | P0SIO1 | P1TM4OV | P0TM4OV | "0" | "0" | "0" | "0" |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

IP5
At reset

Address: 003D [H]
R/W access: R/W

| TM4OV | | Timer 4 overflow interrupt priority |
|---|---|---|
| P1 | P0 | |
| 0 | 0 | Level 0 |
| 0 | 1 | Level 1 |
| 1 | * | Level 2 |

| SIO1 | | SIO1 transmit buffer empty/transmit complete/receive complete interrupt priority |
|---|---|---|
| P1 | P0 | |
| 0 | 0 | Level 0 |
| 0 | 1 | Level 1 |
| 1 | * | Level 2 |

"0" indicates that a value of "0" must be written.
If read, a value of "0" will be obtained.

"*" indicates a "0" or "1."

**Figure 16-19  IP5 Configuration**

**(6)    Interrupt priority control register 6 (IP6)**

Interrupt priority control register 6 (IP6) consists of 4 bits and specifies interrupt priority for overflow of timer 5 (bits 0 and 1) and SIO6 transmit buffer empty/transmit completion/ receive completion (bits 4 and 5).

IP6 can be read or written by the program.  However, if writing to bits 2, 3, 6 and 7, always write those bits as "0".  If read, a value of "0" will always be obtained for bits 2, 3, 6 and 7.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), IP6 becomes 00H.

Figure 16-20 shows the configuration of IP6.

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---|---|---|---|---|---|---|---|---|---|
| IP6 | "0" | "0" | P1SIO6 | P0SIO6 | "0" | "0" | P1TM5OV | P0TM5OV | Address: 003E [H] |
| At reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | R/W access: R/W |

| TM5OV | | Timer 5 overflow interrupt priority |
|---|---|---|
| P1 | P0 | |
| 0 | 0 | Level 0 |
| 0 | 1 | Level 1 |
| 1 | * | Level 2 |

| SIO6 | | SIO6 transmit buffer empty/ |
|---|---|---|
| P1 | P0 | transmit completion/receive completion |
| 0 | 0 | Level 0 |
| 0 | 1 | Level 1 |
| 1 | * | Level 2 |

"0" indicates that a value of "0" must be written.
If read, a value of "0" will be obtained.

"*" indicates a "0" or "1."

**Figure 16-20  IP6 Configuration**

**16**

**(7)    Interrupt priority control register 7 (IP7)**

Interrupt priority control register 7 (IP7) consists of 4 bits and specifies interrupt priority for overflow of timer 6 (bits 0 and 1) and A/D conversion scan channel cycle complete/select mode complete (bits 2 and 3).

IP7 can be read or written by the program.  However, if writing to bits 4 through 7, always write those bits as "0".  If read, a value of "0" will always be obtained for bits 4 through 7.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), IP7 becomes 00H.

Figure 16-21 shows the configuration of IP7.



"0" indicates that a value of "0" must be written. If read, a value of "0" will be obtained.

"*" indicates a "0" or "1."

**Figure 16-21  IP7 Configuration**

**(8)    Interrupt priority control register 8 (IP8)**

Interrupt priority control register 8 (IP8) consists of 8 bits and specifies interrupt priority for overflow of PWC0/matching of PWC0 and PWR0 (bits 0 and 1), overflow of PWC1/ matching of PWC1 and PWR1 (bits 2 and 3), matching of PWC0 and PWR2 (bits 4 and 5) and matching of PWC1 and PWR3 (bits 6 and 7).

IP8 can be read or written by the program.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), IP8 becomes 00H.

[Note]

The ML66Q515/ML66514 do not have PWR2 and PWR3.  If writing to bits 4 through 7, always write those bits as "0".  If read a value of "0" will always be obtained for bits 4 through 7.

Figure 16-22 shows the configuration of IP8.



"*" indicates a "0" or "1".

**Figure 16-22  IP8 Configuration**

**(9)    Interrupt priority control register 9 (IP9)**

Interrupt priority control register 9 (IP9) consists of 2 bits and specifies interrupt priority for the overflow of timer 9 (bits 0 and 1).

IP9 can be read or written by the program. However, writes to bits 2 through 7 are invalid. If read, a value of "1" will always be obtained for bits 2 through 7.

When reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap), IP9 becomes FCH.

Figure 16-23 shows the configuration of IP9.

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---|---|---|---|---|---|---|---|---|---|
| IP9 | — | — | — | — | — | — | P1TM9OV | P0TM9OV | Address: 005F [H] |
| At reset | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | R/W access: R/W |

| TM9OV | | Timer 9 overflow interrupt priority |
|---|---|---|
| P1 | P0 | |
| 0 | 0 | Level 0 |
| 0 | 1 | Level 1 |
| 1 | * | Level 2 |

"—" indicates a nonexistent bit.
When read, its value will be "1".

"*" indicates a "0" or "1".

**Figure 16-23  IP9 Configuration**

# Bus Port Functions

# 17. Bus Port Functions

## 17.1 Overview

The ML66517/ML66Q517 can externally expand program memory (usually ROM) up to a maximum of 128KB and data memory (usually RAM) up to a maximum of 64KB.

The ML66Q515/ML66514 can expand program memory and data memory upto a maximum of 64KB individually.

Bus ports (AD0 to AD7, A8 to A16*) and control signals (ALE, $\overline{PSEN}$, $\overline{RD}$, $\overline{WR}$) are used to access the external program memory and external data memory.

Bus ports are assigned as the secondary functions of port 0 (P0), port 1 (P1), and port 2 (P2*), and configured as the multiplexed bus with 9 upper address (A16 to A8*) lines and 8 lower address & data (AD7 to AD0) lines. Unnecessary upper addresses can be reset as normal I/O ports.

$\overline{PSEN}$ (P3_1) is used as a strobe signal to read the external program memory. $\overline{RD}$ (P3_2) and $\overline{WR}$ (P3_3) are used as read and write strobes for external data memory.
ALE (P3_0) is used as a strobe signal to gate the external address latch.

*: The ML66Q515/ML66514 do not have P2 and have 8 upper address lines (A8 to A15)

## 17.2 Port Operation

### 17.2.1 Port Operation When Accessing Program Memory

When accessing internal program memory (addresses 0H to 0FFFFH* with the $\overline{EA}$ pin at a high level), P0, P1, P2 and P3_1 operate as I/O ports.

When accessing external program memory (the $\overline{EA}$ pin at a low level or addresses 10000H to 1FFFFH* with the $\overline{EA}$ pin at a high level), P0 operates as the address output and the program data input port, P1 and P2, operate as address output ports, and P3_0 and P3_1 operate as the ALE and $\overline{PSEN}$ output port individually.

If the $\overline{EA}$ pin is at a low level, P0, P1, P2, P3_0 and P3_1 are automatically switched (secondary function control registers and mode registers are set) to bus port and control signal functions (hereafter referred to as bus port functions) when reset ($\overline{RES}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap). If the $\overline{EA}$ pin is at a high level, before external program memory is accessed, it is necessary to switch to bus port functions by setting secondary function control registers and mode registers.

Of the ports that are automatically set as bus port functions when the $\overline{EA}$ pin is at a low level, if upper address or other output is unnecessary, then after reset, those ports can be operated as I/O ports by resetting their secondary function control register.

Table 17-1 lists the operation of P0, P1, P2, P3_0 and P3_1 during a program memory access.

**17**

#### Table 17-1  P0, P1, P2, P3_0 and P3_1 Operation During Program Memory Access

| Memory to be accessed | Address | P0 operation | P1, P2 operation | P3_1 operation | P3_0 operation |
|---|---|---|---|---|---|
| Internal program | When $\overline{EA}$ = H, 0H to 0FFFFH* | I/O port | | | |
| External program | When $\overline{EA}$ = H, 10000H to 1FFFFH* | After set as secondary function output, address output/ program data input | After set as secondary function output, address output | After set as secondary function output, $\overline{PSEN}$ output | After set as secondary function output, ALE output |
| | When $\overline{EA}$ = L, 0H to 1FFFFH* | Address output/ program data input | Address output | $\overline{PSEN}$ output | ALE output |

* In the case of ML66514, when the $\overline{EA}$ pin is HIGH, the internal program area is 0H to 7FFFH and the external program area is 8000H to FFFFH.  In the case of ML66Q515, when the $\overline{EA}$ pin is HIGH, the external program area cannot be expanded.

### 17.2.2 Port Operation When Accessing Data Memory

When accessing internal data memory (addresses 0H to 9FFH)[2], P0, P1, P3_0, P3_2, and P3_3 operate as I/O ports.

When accessing external data memory (addresses A00H to FFFFH)[2], set ports P0, P1, P3_0, P3_2 and P3_3 to their secondary functions so that P0 operates as an address output and data I/O pin, P1 operates as an address output pin, and P3_0, P3_2, and P3_3 operate as ALE, $\overline{RD}$ and $\overline{WR}$ output pins.

If the $\overline{EA}$ pin is at a low level, P0, P1 and P3_0 are automatically set as bus ports (secondary function control registers and mode registers are set) when reset ($\overline{RES}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode trap).  Because P3_2 and P3_3 are automatically set as input ports instead of $\overline{RD}$ and $\overline{WR}$ output pins, before external data memory is accessed, they must be set as secondary function outputs.

Of the ports that are automatically set as bus port functions when the $\overline{EA}$ pin is at a low level, if upper address or other output is unnecessary, then after reset, those ports can be operated as I/O ports by resetting their secondary function control register.

Table 17-2 lists the operation of P0, P1, P3_0, P3_2, and P3_3 during a data memory access.

#### Table 17-2  P0, P1, P3_0, P3_2 and P3_3 Operation During Data Memory Access

| Data to be accessed | Address | P0 operation | P1 operation | P3_0, P3_2, P3_3 operation |
|---|---|---|---|---|
| Internal data | 0H to 9FFH[2] | I/O port | | |
| External data | A00H to FFFFH[2] | After set as secondary function output[1], address output/ data I/O | After set as secondary function output[1], address output | After set as secondary function output[1], ALE, $\overline{RD}$ and $\overline{WR}$ output |

*1 If the $\overline{EA}$ pin is at a low level, P0, P1, and P3_0 are automatically set as secondary function outputs when reset.
*2 In the case of the ML66514, the internal data memory area is from 0H to 5FFH and the external data memory area is from 600H to FFFFH.

## 17.3 External Memory Access

### 17.3.1 External Program Memory Access

A program memory space of 128KB maximum (00000H to 1FFFDH)[*1] can be accessed with the 16-bit program counter (PC) and 1-bit code segment register (CSR)[*1]. When the $\overline{EA}$ pin is set to a high level, program addresses from 10000H to 1FFFDH[*2] access external program memory. When the $\overline{EA}$ pin is set to a low level, program addresses from 00000H to 1FFFDH[*2] access external program memory.

If the $\overline{EA}$ pin is set to a high level and external program memory is to be used from 10000H to 1FFFDH[*2], then P0, P1, and P2 must be set as secondary function outputs. In addition, P3_0 and P3_1 (ALE and $\overline{PSEN}$ output) must also be set as secondary function outputs.

Figure 17-1 shows an example connection of external program memory (ROM).



**Figure 17-1  External ROM Connection Example**

*1  The ML66Q515/ML66514 do not have CSR and the memory space of 64KB maximum (from 0000H to FFFDH) can be accessed.
*2  In the case of the ML66514, program address from 8000H to FFFDH can be accessed when the $\overline{EA}$ pin is set to a high level and program addresses from 0000H to 0FFFD can be accessed when the $\overline{EA}$ pin is set to a low level. In the case of the ML66Q515, when the $\overline{EA}$ pin is set to a high level, only internal program memory can be accessed.
*3  In the case of the ML66Q514/ML66514, address lines from A8 to A15 (P1_0 to P1_7) can access 64KB maximum.

**17**

### 17.3.2 External Data Memory Access

A data memory space of 64KB maximum (0000H to FFFFH) can be accessed with the 16-bit RAM address pointer (RAP). Data addresses from 0000H to 9FFH\* access internal data memory. Data addresses from A00H to FFFFH\* access external data memory. External data memory is accessed in 8-bit (byte) units.

If external data memory is to be used, P0 must be set as a secondary function output (address output & data I/O). Also, corresponding to the memory address, P1 must be set as secondary function outputs (address outputs). In addition, P3_0, P3_2 and P3_3 must be set as secondary function outputs (ALE, $\overline{WR}$ and $\overline{RD}$ outputs).

If the $\overline{EA}$ pin is at a low level, P0, P1 and P3_0 automatically become secondary function outputs.

If necessary, insert external pull-up resistors at the $\overline{WR}$ and $\overline{RD}$ pins.

Figure 17-2 shows an example connection of external data memory (RAM).



**Figure 17-2  External RAM Connection Example**

\* In the case of the ML66514, data addresses from 0H to 5FFH access internal data memory and data addresses from 600H to FFFFH access external data memory.

## 17.4  External Memory Access Timing

### 17.4.1 External Program Memory Access Timing

Figures 17-3 and 17-4 show the timing for accessing external program memory.

For external memory with slow access times, a function is available to insert wait cycles (see Section 4.4, "READY Function").  Use this function to match the access time of the external memory to be used.  The ROMRDY register specifies the number of wait cycles to insert.

For actual AC characteristics, refer to Chapter 19, "Electrical Characteristics".



**Figure 17-3  External Program Memory Access Timing (No Wait Cycles)**



**Figure 17-4  External Program Memory Access Timing (2 Wait Cycles)**

\*  In the case of ML66Q515/ML66514, their address lines are from A8 to A15 (P1_0 to P1_7)

## 17.4.2 External Data Memory Access Timing

Figures 17-5 and 17-6 show the timing for accessing external data memory.

For external memory with slow access times, a function is available to insert wait cycles (see section 4.4, "Ready Function").  Use this function to match the access time of the external memory to be used.  <u>Compared to internal data memory accesses, when accessing external data memory, 2 or 3 wait cycles are automatically inserted for each 1 byte access.</u> The RAMRDY register specifies the number of wait cycles to insert in addition to the 2 to 3 cycles that are automatically inserted.

For actual AC characteristics, refer to Chapter 19, "Electrical Characteristics".



**Figure 17-5  External Data Memory Access Timing (Word Access: No Wait Cycles)**

**Figure 17-6  External Data Memory Access Timing (Byte Access: 2 Wait Cycles)**

## 17.5 Notes Regarding Usage of Bus Port Function

### 17.5.1 Dummy Read Strobe Output

The ML66517 family of microcontrollers utilize the nX-8/500S, Oki's proprietary 16-bit CPU core.

The instruction code of the nX-8/500S uses 8 bits as its basic unit and consists of 1 to 6 bytes.  Instructions are classified as NATIVE instructions for commonly performed operations or as COMPOSIT instructions to realize a wide range of addressing.  NATIVE instructions consist of 1 to 4 bytes and are used to achieve high coding and processing efficiency.

COMPOSIT instructions consist of a 1 to 3 byte address field (PREFIX) and a 1 to 3 byte operation field (SUFFIX).  The PREFIX and SUFFIX are combined to realize a wide range of addressing.

If instructions accompanying a write to external data memory are to be executed, an unnecessary $\overline{\text{RD}}$ signal (dummy RD) will be output before the actual access ($\overline{\text{WR}}$ signal) if some of those instructions are COMPOSIT instructions, (This is limited to cases where the PREFIX specifies an external data memory area.) For byte and bit accesses, a dummy RD signal is output once.  For word accesses, a dummy RD signal is output twice.

Some considerations must be exercised in cases where the above mentioned read strobe affects the internal operation of peripheral devices.

Using the bus port function, the specific example of connecting and accessing the 8251 serial interface LSI chip as a peripheral device will be described.

[Example]
When the microcomputer writes to the transmit buffer of the 8251, if COMPOSIT instructions are used with the above conditions, output of the dummy read strobe will cause data in the receive buffer to be read.  If receive data exists in the receive buffer, the 8251 will determine that the CPU has finished reading data, and the receive ready output signal will be reset.

Some considerations must be exercised in cases where peripheral devices operate differently when read and write operations are performed at the same address.

These types of problems can be avoided by using NATIVE instructions.

For example, a dummy strobe is not output if load and store instructions (L, LB, ST, STB) are used to read from and write to the accumulator (ACC).  (If programming in C language, these sections can be written as assembler functions.)

If general-purpose memory (RAM or ROM) is connected to a bus port, the problems described above should not occur.  Problems only occur if a connected peripheral device (functional device) is accessed using COMPOSIT instructions as described above and the read strobe affects the internal operation of the peripheral device.

Connect peripheral devices to bus ports based on an understanding of the operation described herein and the function and operation of peripheral devices.

Tables 17-3 and 17-4 list PREFIX and SUFFIX combinations (instructions) that output a dummy RD when an external data memory area is accessed.

In the tables, PREFIX addressing is inserted at the "*" in the SUFFIX column.

**Table 17-3  Instructions (Byte/Bit Manipulations) In Which a Dummy RD Occurs Once
(PREFIX and SUFFIX Combinations)**

SUFFIX

| Instruction symbol | Instruction code |
|---|---|
| SB     * | 08+bit |
| RB     * | 00+bit |
| SBR     * | B8 |
| RBR     * | B9 |
| TBR     * | CA |
| MB    *.bit, C | 18+bit |
| MBR    *.bit, C | BB |
| MBR C,    *.bit | BA |
| MOVB    *,A | AA |
| MOVB    *,#N8 | AB |
| CLRB    * | C7 |
| FILLB    * | D7 |

PREFIX

| * | Instruction code |
|---|---|
| Rn | 68+n |
| [X1] | B0 |
| [DP] | B2 |
| [DP–] | B1 |
| [DP+] | B3 |
| off | B5 |
| dir | B7 |
| N16[X1] | B8 |
| N16[X2] | B9 |
| n7[DP] | 9B |
| n7[USP] | 9B |
| [X1+A] | BA |
| [X1+R0] | BB |

**Table 17-4  Instructions (Word Manipulations) In Which a Dummy RD Occurs Twice
(PREFIX and SUFFIX Combinations)**

SUFFIX

| Instruction symbol | Instruction code |
|---|---|
| MOV    *,A | AA |
| MOV    *,#N16 | AB |
| CLR    * | C7 |
| FILL    * | D7 |

PREFIX

| * | Instruction code |
|---|---|
| ERn | 64+n |
| [X1] | A0 |
| [DP] | A2 |
| [DP–] | A1 |
| [DP+] | A3 |
| off | A5 |
| dir | A7 |
| N16[X1] | A8 |
| N16[X2] | A9 |
| n7[DP] | 8B |
| n7[USP] | 8B |
| [X1+A] | AA |
| [X1+R0] | AB |

**17**

# Flash Memory

# 18. Flash Memory (Preliminary)

## 18.1  Overview

The ML66Q517/ML66Q515 (64KB), members of the ML66517 family devices, are equipped with an electrically programmable non-volatile memory (flash memory) as the internal program memory. With three types of flash memory programming modes, the ML66Q517/ML66Q515 can be programmed even after being installed in a system.

## 18.2  Features

● Power supply voltage
  Can be programmed with a single 4.5 to 5.5 V power supply

● Programming modes
  Flash memory has the following three programming modes.
  · Parallel mode    …    Can be programmed with a PROM writer
  · Serial mode      …    Can be programmed with a flash memory writer
  · User mode        …    Can be programmed by program execution.

● Programming blocks
  Flash memory is programmed in blocks of 128-byte units.

● Auto-erase function
  Since an auto-erase function is provided to automatically erase the block to be written to prior to programming, it is unnecessary to erase flash memory before programming.

● Programming Time
  Programming time for the flash memory is listed below.
  · Programming (128-byte units)…   Approx. 10 ms (at 4.5 to 5.5 V)

● Write protect function
  Flash memory has a built-in power-on write protect function that automatically disables programming for approximately 20 ms after power is turned on.

  In addition, there is an acceptor function to prevent incorrect programming in the user mode due to a running of out-of-control program.

● Security function
  Flash memory has a built-in security function that disables reading of contents of memory externally and / or programming externally. The security function is set in the serial mode, but once the security function is set, contents of memory cannot be externally read from or programming cannot be performed externally, in any programming mode.

**18**

## 18.3  Programming Modes

Flash memory of the ML66Q517/ML66Q515/ML66Q512 has the following three programming modes.  Since an auto-erase function is provided for all the programming modes, it is not necessary to erase the flash memory prior to programming.

(1)  Parallel mode
Programming in this mode is performed with a PROM writer.  A special program to write to flash memory is unnecessary.  Flash memory can be programmed by a single microcontroller.

In the parallel mode, connect Oki's flash memory program conversion adapter (model no. MTP66517/MTP66515) to a PROM writer that supports the "ATMEL AT29C512" mode, and then perform the programming.

(2)  Serial mode
Programming in this mode is performed with a flash memory writer.  A special program to write to flash memory is unnecessary.  Flash memory can be programmed by a single microcontroller and after it is mounted on a printed circuit board.

In the serial mode, connect a flash memory writer (model no. PW66K) or a flash microcontroller programmer (model no. AF200) manufactured by Yokogawa Digital Computer Co., Ltd. to the two microcontroller pins (P5_6, P5_7), the CLKSEL0 pin, and VDD and GND pins, and then perform the programming. Programming is performed while the microcontroller is in the reset or STOP modes.

(3)    User mode
In this mode, instead of using a programming writer, programming is performed by executing a program that writes to flash memory.  Programming can be performed after the device is mounted on the circuit board.

In the user mode, programming is performed by executing a write program already stored (using either the serial mode or parallel mode) in flash memory of the microcontroller.

Figure 18-1 shows a block diagram of the flash memory programming modes.



*1: YDC is Yokogawa Digital Computer
*2: AF200 is a trademark registered by, Yokogawa Digital Computer, K. K.

**Figure 18-1  Block Diagram of Programming Modes**

## 18.4  Parallel Mode

### 18.4.1 Overview of the Parallel Mode

Programming in the parallel mode is performed with a PROM writer.  The writing and reading of programs is performed by connecting Oki Electric's flash memory program conversion adapter (MTP66517/MTP66515) to a PROM writer.  Figure 18-2 shows a connection diagram. Since an auto-erase function is provided, flash memory does not have to be erased prior to programming.

### 18.4.2 PROM Writer Setting

Set the PROM writer to "ATMEL AT29C512" mode.

Refer to the PROM writer manual for details.

### 18.4.3 Flash Memory Programming Conversion Adapter

Use Oki Electric's flash memory program conversion adapter (MTP66517/MTP66515).



**Figure 18-2  Parallel Mode Connection Diagram**

### 18.5  Serial Mode

### 18.5.1 Overview of the Serial Mode

Programming in the serial mode is performed with a flash memory writer.  Programs can be written or read by a single microcontroller or after it is mounted on a printed circuit board.

In the serial mode, the writing and reading of programs is performed by connecting a flash memory writer (PW66K) or a flash microcontroller programmer (AF200) manufactured by Yokogawa Digital Computer, K.K, to the two microcontroller pins (P5_6, P5_7), the CLKSEL0 pin, and $V_{DD}$ and GND pins.  Programming and reading are performed while the microcontroller is in the reset or STOP modes.  Since an auto-erase function is provided, flash memory does not have to be erased prior to programming.

### 18.5.2 Serial Mode Settings

The serial mode is set automatically by connecting the flash microcontroller programmer to the specific pins and then executing a programming or read operation.  When writing or reading is complete, the serial mode setting is released.

### (1)  Pins used in serial mode

Table 18-1 lists the pins used in the serial mode.

The serial mode can only be set while the CPU is in reset or STOP modes.  Be careful of the high voltage (approx.  9 V) that the flash microcontroller programmer applies to the CLKSEL0 pin to set the serial mode.  $V_{DD}$ is connected to monitor $V_{DD}$ of the user system.

**Table 18-1  List of Pins Used in Serial Mode**

| Pin name | Flash memory function |
|----------|----------------------|
| P5_6 | FLACLK (serial clock input) |
| P5_7 | FLADAT (serial data I/O) |
| CLKSEL0 | FLAMOD (high voltage input to set serial mode) |
| $V_{DD}$ | User system $V_{DD}$ monitor |
| GND | Ground |

Note: During the serial mode, the voltage higher than the power supply (approx. 9 V) is applied to the CLKSEL0 pin by the flash microcontroller programmer.

**18**

**(2)    Serial mode connection circuit**

In the serial mode, the flash memory writer (PW66K) or the flash microcontroller programmer (AF200) must be connected to the P5_6, P5_7, CLKSEL0, $V_{DD}$ and GND pins of the ML66Q517/ML66Q515 in the user system.  In addition, install a switch in the user system to cut off the user system during programming and reading in the serial mode.

Figure 18-3 shows serial mode connection circuit example 1.



**Figure 18-3  Serial Mode Connection Circuit Example 1**

If not possible to install a switch in the user system, do not use pins P5_6 and P5_7 with the user system and connect them only to the flash microcontroller programmer.  Also, connect each of the P5_6, P5_7 and CLKSEL0 pins through a resistor of approximately 100 kΩ to $V_{DD}$.

Figure 18-4 shows serial mode connection circuit example 2.

Note
    The programming and reading in the serial mode are performed while the microcontroller is in the reset or stop mode. To execute the programming/reading during reset, apply "L" level to the $\overline{RES}$ pin. In the case where the flash microcontroller programmer does not apply "L" level to the $\overline{RES}$ pin, the "L" level should be applied by the user application system.



**Figure 18-4  Serial Mode Connection Circuit Example 2**

18

**(3)    Serial mode programming method**
Programming in the serial mode is performed with the use of a flash memory writer (PW66K) or a flash microcontroller programmer (AF200) manufactured by Yokogawa Digital Computer.

The procedure for programming with the flash microcontroller programmer is listed below. Refer to the PW66K and AF200 User's Manuals for details of the flash microcontroller programmer.

1) Connect the flash microcontroller programmer to the P5_6, P5_7, CLKSEL0, $V_{DD}$ and GND pins of the ML66Q517/ML66Q515.
2) Set the microcontroller to the reset or STOP mode.
· The flash microcontroller will generate a protocol error if other than reset or STOP modes are set.
3) Perform the programming or read operation with the flash microcontroller programmer.
· The serial mode is set automatically.
4) Verify that operation of the flash microcontroller programmer has been completed correctly.
· The serial mode is released automatically.
5) Release reset or the STOP mode.
· The CPU runs the program that has been written.

**(4)    Setting of security function**
The security function can be set or reset in the serial mode. For the setting method, refer to the User's Manual for the flash microcontroller programmer.
When the security function is set, the flash memory outputs 0s, for external reading, throughout its entire area and programming are disabled, in all programming modes.

**(5)    Notes on use of serial mode**
If programming is performed during the STOP mode, while programming is in progress, do not generate an interrupt or a reset via the $\overline{RES}$ pin input.  If generated, the CPU may run out of control after the serial mode is released.  During the STOP mode, execution of BRK instructions, overflow of the watchdog timer, and opcode traps will not generate reset.  If an interrupt or reset is generated, reprogram the entire flash memory area.

In the setting of Timer 0, TM0C will count up and an interrupt will be generated by overflow if the count clock is set to TM0EVT and the TM0RUN bit is set to "1". Therefore, in the setting of Timer 0, the TM0RUN bit should be reset to "0" or the count clock other than TM0EVT should be set so that TM0C will not count up.

## 18.6  User Mode

### 18.6.1 Overview of the User Mode

Instead of using a programming writer, programming in the user mode is performed by executing a program on the user's system to write to flash memory.  Programming can be performed even after the microcontroller is mounted on a circuit board in the user's system. Since an auto-erase function is provided, flash memory does not have to be erased prior to programming.

The user mode executes a program to write to flash memory.  The program is prepared to contain commands to execute the write operation and the I/O method of data to be written. The program must be written (using either the serial mode or parallel mode) to flash memory in advance.

Figure 18-5 shows a block diagram of the user mode.

**Figure 18-5  User Mode Block Diagram**

### 18.6.2  User Mode Programming Registers

The ML66Q517/ML66Q515 have internal special function registers (SRFs) for programming with the user mode. Programming in the user mode is performed by controlling the following registers: the flash memory control register (FLACON), the flash memory address register (FLAADRS) and the flash memory acceptor (FLAACP).

Table 18-2 lists a summary of the SFRs for the user mode.

**Table 18-2  Summary of SFRs for User Mode**

| Address [H] | Name | Symbol (byte) | Symbol (word) | R/W | 8/16 Operation | Initial value [H] | Reference page |
|---|---|---|---|---|---|---|---|
| 00F0 | Flash memory acceptor | FLAACP | — | W | 8 | "0" | 18-11 |
| 00F1 | Flash memory control register | FLACON | — | R/W | 8 | C6 | 18-12 |
| 00F2 | Flash memory address register | — | FLAADRS | R/W | 16 | Undefined | 18-11 |
| 00F3 | | — | | | | | |

[Note]
For details, refer to Chapter 20, "Special Function Registers (SFRs)".

### 18.6.3 Description of User Mode Registers

#### (1)    Flash memory address register (FLAADRS)
Bits 7 to 15 (FA7 to FA15) of the FLAADRS register set the flash memory address to be programmed.

Figure 18-6 shows the configuration of FLAADRS.

| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| FLAADRS | FA15 | FA14 | FA13 | FA12 | FA11 | FA10 | FA9 | FA8 | FA7 | — | — | — | — | — | — | — |
| At reset | Undefined | Undefined | Undefined | Undefined | Undefined | Undefined | Undefined | Undefined | Undefined | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

Address: 00F2 [H]
R/W access: R/W

| FA15 to 7 | | | | | | | | | Programming address |
|---|---|---|---|---|---|---|---|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0000H to 007FH |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0080H to 00FFH |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0100H to 017FH |
| | | | | | | | | | |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0FE80H to 0FEFFH |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0FF00H to 0FF7FH |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0FF80H to 0FFFFH |

"—" indicates a nonexistent bit.
When read, its value will be "1".

**Figure 18-6  FLAADRS Configuration**

#### (2)    Flash memory acceptor (FLAACP)
FLAACP is an acceptor used when data is to be set in the flash memory control register. FLAACP is set to "1" when the program writes n5H, nAH (n = 0 to F) consecutively. Programming the flash memory resets FLAACP to "0".

Figure 18-7 shows the FLAACP configuration.

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| FLAACP | | | | | | | | |

Address: 00F0 [H]
R/W access: W

Consecutive writing of n5H, nAH enables writing to FLACON.

**Figure 18-7  FLAACP Configuration**

**18**

**(3)  Flash memory control register (FLACON)**
FLACON is a 4-bit register that controls programming and operation of the flash memory.

Figure 18-8 shows the FLACON configuration.

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---|---|---|---|---|---|---|---|---|---|
| FLACON | — | — | AMPOFF | FCLK1 | FCLK0 | — | — | PRG | Address: 00F1 [H]<br>R/W access: R/W |
| At reset | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | |

| 0 | Programming completed |
|---|---|
| 1 | Programming request |

| FCLK | | Flash memory transfer clock |
|---|---|---|
| 1 | 0 | |
| 0 | 0 | 1/16 OSCCLK |
| 0 | 1 | 1/8 OSCCLK |
| 1 | * | 1/4 OSCCLK |

| 0 | Flash memory amp always operate |
|---|---|
| 1 | Flash memory amp intermittently operate |

"—" indicates a nonexistent bit.
When read, its value will be "1".
"*" indicates a "0" or "1".

**Figure 18-8  FLACON Configuration**

Writes to bits 0, 3, and 4 of FLACON are valid after consecutively writing n5H, nAH (n = 0 to F) to FLAACP so that the flash memory acceptor is set to "1".  FLAACP is reset to "0" after the flash memory is programmed.  To reprogram the flash memory, it is necessary to once again set the flash memory acceptor to "1". Also, while the security is being set, it is not able to write to bits 0, 3, and 4 of the FLACON.
Bit 5 of the FLACON is able to be written regardless of the states of the flash memory acceptor and security.

[Description of each bit]

· PRG (bit 0)

If PRG (bit 0) of  FLACON is set to "1", after the execution of one instruction, the CPU will enter the hold state and data at internal RAM addresses 300H through 37FH will be transferred to flash memory.  Then, a flash memory block will be cleared by the auto-erase function and the write operation performed.

After programming is completed, the hold state is released and this bit is reset to "0".  Prior to programming, set the address to be written in FLAADRS and the data to be written in internal RAM addresses 300H to 37FH.

[Notes]

1.  If an interrupt occurs during programming of the flash memory, processing of the interrupt is put on hold.  The interrupt is processed after programming is completed.

2.  If reset is initiated by input to the $\overline{\text{RES}}$ pin during programming of the flash memory, the reset is put on hold.  The reset is processed after programming is completed.

Figure 18-9 shows the relationship between internal RAM and flash memory.



**Figure 18-9  Relation between Internal RAM and Flash Memory**

18

· FCLK0, FCLK1 (bits 3,4)
FCLK0 (bit 3) and FCLK1 (bit 4) of the FLACON register are bits that set the clock that transfers data from internal RAM addresses 300H through 37FH to flash memory.  At reset, since both FCLK0 and FCLK1 become "0", 1/16CLK will be selected as the transfer clock.
Set FCLK0 and FCKL1 such that the transfer clock frequency is <u>10 MHz or less.</u>

· AMPOFF (bit 5)
AMPOFF (bit 5) of FLACON is a bit that controls the sense amplifiers of the flash memory. The sense amplifiers are activated, if necessary, or deactivated, if not necessary, to reduce power consumption of the flash memory by setting the bit to "1".
At the time of reset (the $\overline{\text{RES}}$ signal is input, the BRK instruction is executed, the watchdog timer overflow occurs, or the opcode trap occurs) AMPOFF is reset to "0" and the sense amplifiers are always operative.

[Note]

AMPOFF should be set only for the CPU clock (CPUCLK) of 10 MHz (preliminary) or less. If AMPOFF is set for the CPU clock of more than 10 MHz, data cannot be read from the flash memory and the CPU will not operate normally.

## 18.6.4 User Mode Programming Example

**(1)    User mode programming flowchart example**
Figure 18-10 shows a flowchart for user mode programming of flash memory.
Since an auto-erase function is prepared, flash memory does not have to be erased prior to programming.

| | | |
|---|---|---|
| | **Start** | |
| 1) | Set the programming address in FLAADRS | 1) Set FLAADRS (FA7 to FA15) with the upper nine bits of the address desired to write to in 128 byte units. |
| 2) | Set programming data in internal RAM addresses 300H to 37FH | 2) Using serial I/O or external memory access, set the programming data in internal RAM addresses 300H through 37FH. |
| 3) | Set the flash memory acceptor | 3) Write the consecutive values of n5H, nAH (n = 0 to F) to FLAACP to set the flash memory acceptor to "1."  Programming the flash memory causes the flash memory acceptor to be reset to "0." |
| 4) | Set the PRG flag | 4) Set the program (PRG) flag of FLACON.  Programming causes the PRG flag to be reset to "0." |
| 5) | Execute one instruction | 5) After the PRG flag is set, the CPU executes one instruction. (Example: NOP instruction) |
| 6) | Automatically enter hold state | 6) After the execution of one instruction, the CPU automatically enters the hold state. |
| 7) | Programming execution | 7) When the CPU enters the hold state, data in internal RAM addresses 300H through 37FH is transferred to the flash memory, and programming (with the auto-erase function) is performed. |
| 8) | Automatically release hold state | 8) After completion of flash memory programming, the hold state is automatically released and the CPU executes the next instruction. |
| 9) | Verify the programmed data | 9) Verify that data has been written to the flash memory.  ROM table reference instructions may be used to verify the data. |
| | **Programming complete** | |

**Figure 18-10  Programming Flowchart Example**

18

**(2)  User mode programming program example**

Listed below is an example program that programs data to flash memory addresses 5500H through 557FH (128 bytes) and then verifies the data of those 128 bytes.

It is assumed that the data to be programed has already been stored in internal RAM addresses 300H through 37FH.

| | | |
|---|---|---|
| MOV | FLAADRS,#5500H | Set the start address (5500H) for programming. |
| MOVB | FLAACP,#05H | |
| MOVB | FLAACP,#0AH | Set the flash memory acceptor. |
| MOVB | FLACON,#11H | Set the PRG flag. |
| NOP | | After execution of one instruction, the hold state is entered and programming begins.  When programming is complete, the hold state is released. |
| MOV | DP,#300H | Set the internal RAM address in DP. |
| MOV | ER0,#5500H | Set the flash memory address in ER0. |
| SDD | | Set the data descriptor. |

LOOP:

| | | |
|---|---|---|
| LC | A, [ER0] | Load flash memory data into the accumulator. |
| CMP | A, [DP+] | Compare accumulator and internal RAM data, then increment the internal RAM address by +2. |
| JC | NE,ERR | If they are not equal, jump to the error routine. |
| ADDB | R0,#02H | Increment the flash memory address by +2. |
| JBR | R0.7,LOOP | If verification of the 128 bytes is not complete, jump to LOOP. |
| ERR: | | Perform error processing. |

## 18.6.5 Notes on Use of User Mode

Note the following items when generating a program to be used with the user mode.

· If an interrupt occurs during programming of the flash memory, processing of the interrupt is put on hold.  The interrupt is processed after programming is completed.

· If reset is initiated by input to the $\overline{\text{RES}}$ pin during programming of the flash memory, the reset is put on hold.  The reset is processed after programming is completed.

· Do not program to the flash memory area that contains the programming program being executing.  (After programming is completed, the CPU program control will run out of control.)

· Development tools (emulator) cannot evaluate programming or erasing.

## 18.7  Notes on Programming

**(1)    Programming of flash memory immediately after power-on**

Programming to flash memory is automatically disabled for approximately 20 ms after power is turned on.  Therefore, if flash memory is to be programmed immediately after power is turned on, wait for the above time by guaranteeing a power-on reset time.

**(2)    Note on STOP mode release**

Flash memory requires a standby time of at least 50 µs when the STOP mode is released. Therefore, set the standby control register (SBYCON) to guarantee the stabilization time for main clock (OSCCLK) oscillation when the STOP is released.

**(3)    Supply voltage sense reset function**

If the internal ROM (high level input to the $\overline{EA}$ pin) of the ML66Q517/ML66Q515 is operative, the reset function is implemented at a supply voltage of 3 V or less. Programming is automatically disabled for approximately 20 ms after the reset function is implemented. Also, the reset function is not implemented during the STOP mode (only when oscillation of the main clock is terminated).

**(4)    Note on timer 0 setting in serial mode**

When reprogramming is to be implemented during the STOP mode, the TM0C will count up and an interrupt will be generated by overflow if the count clock is set to TM0EVT and the TM0RUN bit is set to "1" in the Timer 0 setting.  Therefore, in the setting of Timer 0, the TM0RUN bit should be set to "0" or the count clock other than TM0EVT should be set so that TM0C will not count up.

**18**

# Electrical Characteristics

# 19. Electrical Characteristics (Preliminary)

## 19.1  Absolute Maximum Ratings

| Parameter | Symbol | Condition | | Rated value | Unit |
|---|---|---|---|---|---|
| Digital power supply voltage | $V_{DD}$ | GND = AGND = 0 V<br>Ta = 25℃ | | −0.3 to +7.0 | V |
| Input voltage | $V_I$ | | | −0.3 to $V_{DD}$ + 0.3 | V |
| Output voltage | $V_O$ | | | −0.3 to $V_{DD}$ + 0.3 | V |
| Analog reference voltage | $V_{REF}$ | | | −0.3 to $V_{DD}$ + 0.3 | V |
| Analog input voltage | $V_{AI}$ | | | −0.3 to $V_{REF}$ | V |
| Power dissipation | $P_D$ | Ta = 85℃<br>per package | 80-pin QFP | 600 | mW |
| | | | 64-pin QFP | 520 | |
| | | | 64-pin SDIP | 1280 | |
| Storage temperature | $T_{STG}$ | — | | −50 to +150 | ℃ |

## 19.2  Recommended Operating Conditions

| Parameter | Symbol | Condition | | | Rated value | Unit |
|---|---|---|---|---|---|---|
| Digital power supply voltage | $V_{DD}$ | $f_{OSC} \leq 25$ MHz | | | 4.5 to 5.5 | V |
| Analog reference voltage | $V_{REF}$ | — | | | $V_{DD}$ − 0.3 to $V_{DD}$ | V |
| Analog input voltage | $V_{AI}$ | — | | | AGND to $V_{REF}$ | V |
| Memory hold voltage | $V_{DDH}$ | $f_{OSC} = 0$ Hz | | | 2.0 to 5.5 | V |
| Internal operating frequency | $f_{OSC}$ | PLL (multiplier) OFF | | | 2 to 25 | MHz |
| | | PLL (multiplier) ON | | | 20 to 25 | |
| Ambient temperature | Ta | — | | | −40 to +85 | ℃ |
| Fan out | N | MOS load | | | 20 | — |
| | | TTL load | P3 | | 6 | — |
| | | | P0, P16 | | 2 | |
| | | | P1, P2, P5 to P8<br>P10, P11, P15, P17 | | 1 | |

19

## 19.3  Allowable Output Current Values

(1) ML66517/ML66Q517 (80-pin QFP)    $(V_{DD} = 4.5 \text{ to } 5.5V, Ta = -40 \text{ to } +85°C)$

| Parameter | Pin | Symbol | Min. | Typ. | Max. | Unit |
|---|---|---|---|---|---|---|
| "H" output pin (1 pin) | All input pins | $I_{OH}$ | — | — | –2 | mA |
| "H" output pins (sum total) | Sum total of all output pins | $\Sigma I_{OH}$ | — | — | –50 | |
| "L" output pin (1 pin) | P3 | $I_{OL}$ | — | — | 10 | |
| | Other ports | | — | — | 5 | |
| "L" output pins (sum total) | Sum total of P0, P3 | $\Sigma I_{OL}$ | — | — | 60 | |
| | Sum total of P1, P2 | | | | 50 | |
| | Sum total of P7, P8, P15 | | | | | |
| | Sum total of P5, P6, P10, P11, P16, P17 | | | | | |
| | Sum total of all output pins | | | | 100 | |

(2) ML66Q515/ML66514 (64-pin QFP/SDIP)    $(V_{DD} = 4.5 \text{ to } 5.5V, Ta = -40 \text{ to } +85°C)$

| Parameter | Pin | Symbol | Min. | Typ. | Max. | Unit |
|---|---|---|---|---|---|---|
| "H" output pin (1 pin) | All input pins | $I_{OH}$ | — | — | –2 | mA |
| "H" output pins (sum total) | Sum total of all output pins | $\Sigma I_{OH}$ | — | — | –20 | |
| "L" output pin (1 pin) | P3 | $I_{OL}$ | — | — | 10 | |
| | Other ports | | — | — | 5 | |
| "L" output pins (sum total) | Sum total of P0, P3 | $\Sigma I_{OL}$ | — | — | 50 | |
| | P1 | | | | 30 | |
| | Sum total of P5 to P8, P11, P15 to P17 | | | | | |
| | Sum total of all output pins | | | | 60 | |

[Note]
   Connect the power supply voltage to all $V_{DD}$ pins and the ground voltage to all GND pins.

## 19.4 DC Characteristics

$(V_{DD} = 4.5$ to $5.5$ V, Ta $= -40$ to $+80°C)$

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit |
|---|---|---|---|---|---|---|
| "H" input voltage *1 | $V_{IH}$ | — | $0.44V_{DD}$ | — | $V_{DD} + 0.3$ | V |
| "H" input voltage *2 to *8 | | | $0.80V_{DD}$ | — | $V_{DD} + 0.3$ | |
| "L" input voltage *1 | $V_{IL}$ | — | $-0.3$ | — | $0.16V_{DD}$ | |
| "L" input voltage *2 to *8 | | | $-0.3$ | — | $0.2V_{DD}$ | |
| "H" output voltage *1, *4, *5 | $V_{OH}$ | $I_O = -400$ µA | $V_{DD} - 0.4$ | — | — | |
| | | $I_O = -2.0$ mA | $V_{DD} - 0.6$ | — | — | |
| "H" output voltage *2 | | $I_O = -200$ µA | $V_{DD} - 0.4$ | — | — | |
| | | $I_O = -2.0$ mA | $V_{DD} - 0.6$ | — | — | |
| "L" output voltage *1, *5 | $V_{OL}$ | $I_O = 3.2$ mA | — | — | 0.4 | |
| | | $I_O = 5.0$ mA | — | — | 0.8 | |
| "L" output voltage *4 | | $I_O = 3.2$ mA | — | — | 0.4 | |
| | | $I_O = 10.0$ mA | — | — | 1.0 | |
| "L" output voltage *2 | | $I_O = 1.6$ mA | — | — | 0.4 | |
| | | $I_O = 5.0$ mA | — | — | 0.8 | |
| Input leakage current *3,*7 | $I_{IH}/I_{IL}$ | $V_I = V_{DD}/0$ V | — | — | $1/-1$ | µA |
| Input current *6 | | | — | — | $1/-250$ | |
| Input current *8 | | | — | — | $15/-15$ | |
| Output leakage current *1,*2,*4,*5 | $I_{LO}$ | $V_O = V_{DD}/0$ V | — | — | $\pm10$ | µA |
| Pull-up resistance | $R_{pull}$ | $V_I = 0$ V | 25 | 50 | 100 | kΩ |
| Input capacitance | $C_I$ | $f = 1$ MHz, Ta $= 25°C$ | — | 5 | — | pF |
| Output capacitance | $C_O$ | | — | 7 | — | |
| Analog reference supply current | $I_{REF}$ | During A/D operation | — | — | 4 | mA |
| | | When A/D is stopped | — | — | 10 | µA |
| Supply current (during STOP mode) | $I_{DDS}$ | ML66Q517/Q515 *9 | — | 20 | 900 | µA |
| | | ML66517/514 *9 | | 1 | 50 | |
| Supply current (during HALT mode) | $I_{DDH}$ | $f_{OSC} = 25$ MHz, No Load | — | 30 | 40 | mA |
| Supply current | $I_{DD}$ | | — | 40 | 60 | |

*1: Applicable to P0
*2: Applicable to P1, P2, P6, P7, P8, P10, P11, P15, P17
*3: Applicable to P12
*4: Applicable to P3
*5: Applicable to P16

*6: Applicable to $\overline{RES}$
*7: Applicable to $\overline{EA}$, NMI, CLKSEL0, CLKSEL1
*8: Applicable to OSC0
*9: Ports used as inputs are at $V_{DD}$ or 0 V. Other ports are unloaded

**19**

## 19.5  AC Characteristics

(1)    External program memory control

$(V_{DD} = 4.5 \text{ to } 5.5 \text{ V, } Ta = -40 \text{ to } +85°C)$

| Parameter | Symbol | Condition | Min. | Max. | Unit |
|---|---|---|---|---|---|
| Cycle time | $t_{cyc}$ | $f_{OSC} = 25$ MHz | 40 | — | ns |
| Clock pulse width (HIGH level) | $t_{\phi WH}$ | | 13 | — | |
| Clock pulse width (LOW level) | $t_{\phi WL}$ | | 13 | — | |
| ALE pulse width | $t_{AW}$ | | $2\, t\phi - 10$ | — | |
| $\overline{PSEN}$ pulse width | $t_{PW}$ | | $2\, t\phi - 18$ | — | |
| $\overline{PSEN}$ pulse delay time | $t_{PAD}$ | $C_L = 50$ pF | $t\phi - 5$ | — | |
| Low address setup time | $t_{ALS}$ | | $2\, t\phi - 15$ | — | |
| Low address hold time | $t_{ALH}$ | | $t\phi - 13$ | — | |
| High address setup time | $t_{AHS}$ | | $3\, t\phi - 30$ | — | |
| High address hold time | $t_{AHH}$ | | $-8$ | — | |
| Instruction setup time | $t_{IS}$ | | 30 | — | |
| Instruction hold time | $t_{IH}$ | | $-8$ | $t\phi - 3$ | |

Note: $t\phi = t_{cyc}/2$



Bus timing during no wait cycle time

(2)    External data memory control

$(V_{DD} = 4.5 \text{ to } 5.5 \text{ V}, \ T_a = -40 \text{ to } +85°C)$

| Parameter | Symbol | Condition | Min. | Max. | Unit |
|---|---|---|---|---|---|
| Cycle time | $t_{cyc}$ | $f_{OSC} = 25 \text{ MHz}$ | 40 | — | ns |
| Clock pulse width (HIGH level) | $t_{\phi WH}$ | | 13 | — | |
| Clock pulse width (LOW level) | $t_{\phi WL}$ | | 13 | — | |
| ALE pulse width | $t_{AW}$ | | $2\,t\phi - 10$ | — | |
| $\overline{RD}$ pulse width | $t_{RW}$ | | $2\,t\phi - 18$ | — | |
| $\overline{WR}$ pulse width | $t_{WW}$ | | $2\,t\phi - 18$ | — | |
| $\overline{RD}$ pulse delay time | $t_{RAD}$ | | $t\phi - 5$ | — | |
| $\overline{WR}$ pulse delay time | $t_{WAD}$ | | $t\phi - 5$ | — | |
| Low address setup timer | $t_{ALS}$ | $C_L = 50 \text{ pF}$ | $2\,t\phi - 15$ | — | |
| Low address hold time | $t_{ALH}$ | | $t\phi - 13$ | — | |
| High address setup time | $t_{AHS}$ | | $3\,t\phi - 30$ | — | |
| High address hold time | $t_{AHH}$ | | $t\phi - 3$ | — | |
| Read data setup time | $t_{RS}$ | | 30 | — | |
| Read data hold time | $t_{RH}$ | | 0 | $t\phi - 3$ | |
| Write data setup time | $t_{WS}$ | | $2\,t\phi - 30$ | — | |
| Write data hold time | $t_{WH}$ | | $t\phi - 3$ | — | |

Note: $t\phi = t_{cyc}/2$



Bus timing during no wait cycle time

(3)    Serial port control

Master mode (Clock synchronous serial port)

$(V_{DD}$ = 4.5 to 5.5 V, Ta = −40 to +85$^{\circ}$C)

| Parameter | Symbol | Condition | Min. | Max. | Unit |
|---|---|---|---|---|---|
| Cycle time | $t_{cyc}$ | $f_{OSC}$ = 25 MHz | 40 | — | ns |
| Serial clock cycle time | $t_{SCKC}$ | | $4\ t_{cyc}$ | — | |
| Output data setup time | $t_{STMXS}$ | | $2\ t\phi - 5$ | — | |
| Output data hold time | $t_{STMXH}$ | $C_L$ = 50 pF | $5\ t\phi - 10$ | — | |
| Input data setup time | $t_{SRMXS}$ | | 13 | — | |
| Input data hold time | $t_{SRMXH}$ | | 0 | — | |

Note: $t\phi = t_{cyc}/2$

Slave mode (Clock synchronous serial port)

$(V_{DD} = 4.5$ to $5.5$ V, $Ta = -40$ to $+85$°C)

| Parameter | Symbol | Condition | Min. | Max. | Unit |
|-----------|--------|-----------|------|------|------|
| Cycle time | $t_{cyc}$ | $f_{OSC} = 25$ MHz | 40 | — | |
| Serial clock cycle time | $t_{SCKC}$ | | $4\,t_{cyc}$ | — | |
| Output data setup time | $t_{STMXS}$ | | $2\,t\phi - 15$ | — | |
| Output data hold time | $t_{STMXH}$ | $C_L = 50$ pF | $4\,t\phi - 10$ | — | ns |
| Input data setup time | $t_{SRMXS}$ | | 13 | — | |
| Input data hold time | $t_{SRMXH}$ | | 3 | — | |

Note: $t\phi = t_{cyc}/2$



Measurement points for AC timing

## 19.6  A/D Converter Characteristics

(Ta = –40 to +85°C, $V_{DD}$ = $V_{REF}$ = 4.5 to 5.5 V, AGND = GND = 0 V)

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit |
|---|---|---|---|---|---|---|
| Resolution | n | Refer to measurement circuit of Fig. 19-1 | — | 10 | — | Bit |
| Linearity error | $E_L$ | Analog input source impedance $R_I \le 5$ kΩ $t_{conv}$ = 10.7 μs | — | — | ±3 | LSB |
| Differential linearity error | $E_D$ | | — | — | ±2 | |
| Zero scale error | $E_{ZS}$ | | — | — | +3 | |
| Full-scale error | $E_{FS}$ | | — | — | –3 | |
| Cross talk | $E_{CT}$ | Refer to measurement circuit of Fig. 19-2 | — | — | ±1 | |
| Conversion time | $t_{CONV}$ | Set according to ADTM set data | 10.7 | — | — | μs/ch |



$R_I$ (impedance of analog input source) $\le$ 5 kΩ
$C_I \fallingdotseq$ 0.1 μF

**Figure 19-1  Measurement Circuit**



Cross talk is the difference between the A/D conversion results when the same analog input is applied to AI0 through AI7* and the A/D conversion results of the circuit to the left.

* AI4 to AI7 for the ML66Q515/ ML66514

**Figure 19-2  Cross Talk Measurement Circuit**

Definition of Terminology

1.  Resolution
    Resolution is the value of minimum discernible analog input.

    With 10 bits, since $2^{10} = 1024$, resolution of (VREF – AGND) ÷ 1024 is possible.

2.  Linearity error
    Linearity error is the difference between ideal conversion characteristics and actual conversion characteristics of a 10-bit A/D converter (not including quantization error).

    Ideal conversion characteristics can be obtained by dividing the voltage between $V_{REF}$ and AGND into 1024 equal steps.

3.  Differential linearity error
    Differential linearity error indicates the smoothness of conversion characteristics. Ideally, the range of analog input voltage that corresponds to 1 converted bit of digital output is 1LSB $= (V_{REF} – AGND) \div 1024$. Differential error is the difference between this ideal bit size and bit size of an arbitrary point in the conversion range.

4.  Zero scale error
    Zero scale error is the difference between ideal conversion characteristics and actual conversion characteristics at the point where the digital output changes from 000H to 001H.

5.  Full-scale error
    Full-scale error is the difference between ideal conversion characteristics and actual conversion characteristics at the point where the digital output changes from 3FEH to 3FFH.

**19**

# Special Function Registers (SFRs)

# 20.  Special Function Registers (SFRs)

## 20.1 Overview

The 256-byte area of addresses 0000H to 00FH in data memory is the special function register (SFR) area.

The SFR area is a register group that includes special function registers such as the following.

Peripheral hardware mode registers

Arithmetic register (ACC)

Control registers (PSW, LRBL, LRBH, SSP)

According to the requirements for each application, one or more wait cycles need to be inserted during an SFR area access.  For details on the number of wait cycles to be inserted, refer to the development tool manual for the ML66517 family.

## 20.2 List of SFRs

Table 20-1 and Table 20-2 list the SFRs for the ML66517/ML66Q517 and ML66Q515/ ML66514, respectively.  Terms in the table are defined as follows:

- Address [H]:     Addresses are expressed in hexadecimal format.

- Function:        The register is named after the SFR function.

- Byte, Word:      Symbol     This symbol indicates an I/O function register.
                              Each symbol indicates whether access is by byte or word.

                   —          A dash indicates that the function cannot be accessed by that unit.

- Bit Symbol:      Symbol     This symbol indicates an I/O function register.
                              In some cases there are two bit symbols, however there is no difference in function.

                   Blank      The I/O register is also assigned to this bit.
                              However, since individual access of this bit is either unnecessary or not possible, no bit symbol is needed.

                   0          If writing to this bit, always write a value of "0".
                              Even when writing a byte or word that includes this bit, write this bit as "0".
                              This bit always reads as "0".

**20**

|   |   |   |
|---|---|---|
| 1 | | If writing to this bit, <u>always write a value of "1".</u> Even when writing a byte or word that includes this bit, write this bit as "1". <u>This bit always reads as "1".</u> |
| (1) | | All writes to this bit are ignored. <u>This bit always reads as "1".</u> |
| (0) | | All writes to this bit are ignored. <u>This bit always reads as "0".</u> |
| Undefined | | This indicates a bit that does not support the I/O function. <u>Programming should be done on the assumption that the value of this bit is always undefined.</u> Operation of this bit when an in-circuit emulator is used may differ from operation when an actual chip (such as MASK or OTP versions) is used. |

- R/W: This indicates whether the specified SFR can be read (R) or written (W).

| | |
|---|---|
| R/W: | Both read and write are possible |
| R: | Read-only |
| W: | Write-only |

- 8/16: This indicates the unit of bit access for the specified SFR.

| | |
|---|---|
| 8/16: | Both 8-bit and 16-bit access are possible |
| 8: | Only 8-bit access is possible |
| 16: | Only 16-bit access is possible |

- Initial value: This indicates the contents of each SFR at reset ($\overline{\text{RES}}$ signal input, execution of a BRK instruction, overflow of the watchdog timer, or an opcode trap is generated). Values are expressed in hexadecimal format.

- Reference page: This indicates the page on which the configuration of each SFR is described.

[Note]
<u>Do not perform the following operation on SFRs.</u>
1. Write operations on read-only SFRs

2. Read operations on write-only SFRs

3. 16-bit operations on 8-bit SFRs

4. 8-bit operations on 16-bit SFRs

5. Operation on addresses that are not allocated as registers

6. Operations in the area for emulator use

**Table 20-1  SFR List for ML66517/ML66Q517 (1/8)**

| Address [H] | Function | Byte | Word | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | R/W | 8/16 | Initial value [H] | Reference page |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 0000 | System stack pointer | — | SSP | | | | | | | | | | 16 | FF | 2-22 |
| 0001 | | — | | | | | | | | | | | | FF | |
| 0002 | Local register base | LRBL | LRB | | | | | | | | | | 8/16 | Undefined | 2-21 |
| 0003 | | LRBH | | | | | | | | | | | | Undefined | |
| 0004 | Program status word | PSWL | PSW | MAB | F1 | BCB1 | BCB0 | F0 | SCB2 | SCB1 | SCB0 | | 8/16 | 00 | 2-17 |
| 0005 | | PSWH | | CY | ZF | HC | DD | S | F2 | OV | MIE | R/W | | 00 | |
| 0006 | Accumulator | ACCL | ACC | | | | | | | | | | 8/16 | 00 | 2-16 |
| 0007 | | ACCH | | | | | | | | | | | | 00 | |
| 0008 | Table segment register | TSR | — | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | 8 | 00 | 2-25 |
| 000B | ROM window register | ROMWIN | — | | | (1) | (1) | | | | | | 8 | 30 | 4-2 |
| 000C | ROM ready control register | ROMRDY | — | (1) | SRDY2 | SRDY1 | SRDY0 | (1) | IRORDY | ORDY1 | ORDY0 | | 8 | 8B | 4-4 |
| 000D | RAM ready control register | RAMRDY | — | (1) | ARDY12 | ARDY11 | ARDY10 | (1) | ARDY02 | ARDY01 | ARDY00 | | 8 | FF | 4-5 |
| 000E | Stop code acceptor | STPACP | — | | | | | | | | | W | 8 | "0" | 3-3 |
| 000F | Standby control register | SBYCON | — | CLK1 | CLK0 | OST1 | OST0 | OSCS | FLT | HLT | STP | R/W | 8 | 08 | 3-4 |
| 0010 | Memory size acceptor | MEMSACP | — | | | | | (1) | (1) | (1) | (1) | W | 8 | "0" | 2-2 |
| 0011 | Memory size control register | MEMSCON | — | (1) | (1) | (1) | (1) | (1) | (1) | LROM | (0) | | 8 | FC | 2-2 |
| 0015 | Peripheral control register | PRPHCON | — | (1) | 0 | 0 | (1) | (1) | (1) | CLKO1 | CLKO0 | | 8 | 9C | 14-1 |
| 0018 | Port 0 data register | P0 | — | P0_7 | P0_6 | P0_5 | P0_4 | P0_3 | P0_2 | P0_1 | P0_0 | | 8 | 00 | 5-13 |
| 0019 | Port 1 data register | P1 | — | P1_7 | P1_6 | P1_5 | P1_4 | P1_3 | P1_2 | P1_1 | P1_0 | | 8 | 00 | 5-15 |
| 001A | Port 2 data register | P2 | — | (0) | (0) | (0) | (0) | (0) | (0) | (0) | P2_0 | | 8 | 00 | 5-17 |
| 001B | Port 3 data register | P3 | — | (0) | (0) | (0) | (0) | P3_3 | P3_2 | P3_1 | P3_0 | | 8 | 00 | 5-19 |
| 001D | Port 5 data register | P5 | — | P5_7 | P5_6 | (0) | (0) | (0) | (0) | (0) | (0) | R/W | 8 | 00 | 5-21 |
| 001E | Port 6 data register | P6 | — | P6_7 | P6_6 | P6_5 | P6_4 | P6_3 | P6_2 | P6_1 | P6_0 | | 8 | 00 | 5-23 |
| 001F | Port 7 data register | P7 | — | P7_7 | P7_6 | (0) | (0) | (0) | (0) | (0) | (0) | | 8 | 00 | 5-25 |
| 0020 | Port 0 mode register | P0IO | — | P0IO7 | P0IO6 | P0IO5 | P0IO4 | P0IO3 | P0IO2 | P0IO1 | P0IO0 | | 8 | 00/FF | 5-13 |
| 0021 | Port 1 mode register | P1IO | — | P1IO7 | P1IO6 | P1IO5 | P1IO4 | P1IO3 | P1IO2 | P1IO1 | P1IO0 | | 8 | 00/FF | 5-15 |
| 0022 | Port 2 mode register | P2IO | — | (0) | (0) | (0) | (0) | (0) | (0) | (0) | P2IO0 | | 8 | 00/01 | 5-17 |
| 0023 | Port 3 mode register | P3IO | — | (0) | (0) | (0) | (0) | P3IO3 | P3IO2 | P3IO1 | P3IO0 | | 8 | 00/03 | 5-19 |
| 0025 | Port 5 mode register | P5IO | — | P5IO7 | P5IO6 | (0) | (0) | (0) | (0) | (0) | (0) | | 8 | 00 | 5-21 |

**Table 20-1  SFR List for ML66517/ML66Q517 (2/8)**

| Address [H] | Function | Byte | Word | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | R/W | 8/16 | Initial value [H] | Reference page |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 0026 | Port 6 mode register | P6IO | — | P6IO7 | P6IO6 | P6IO5 | P6IO4 | P6IO3 | P6IO2 | P6IO1 | P6IO0 | | 8 | 00 | 5-23 |
| 0027 | Port 7 mode register | P7IO | — | P7IO7 | P7IO6 | (0) | (0) | (0) | (0) | (0) | (0) | | 8 | 00 | 5-25 |
| 0028 | Port 0 secondary function control register | P0SF | — | XAD7 | XAD6 | XAD5 | XAD4 | XAD3 | XAD2 | XAD1 | XAD0 | | 8 | 00/FF | 5-13 |
| | | | | P0SF7 | P0SF6 | P0SF5 | P0SF4 | P0SF3 | P0SF2 | P0SF1 | P0SF0 | | | | |
| 0029 | Port 1 secondary function control register | P1SF | — | XDM15 | XDM14 | XDM13 | XDM12 | XDM11 | XDM10 | XDM9 | XDM8 | | 8 | 00/FF | 5-15 |
| | | | | P1SF7 | P1SF6 | P1SF5 | P1SF4 | P1SF3 | P1SF2 | P1SF1 | P1SF0 | | | | |
| 002A | Port 2 secondary function control register | P2SF | — | (0) | (0) | (0) | (0) | (0) | (0) | (0) | XDM16 | | 8 | 00/01 | 5-17 |
| | | | | | | | | | | | P2SF0 | | | | |
| 002B | Port 3 secondary function control register | P3SF | — | (0) | (0) | (0) | (0) | WR | RD | PSEN | ALE | | 8 | 00/03 | 5-19 |
| | | | | | | | | P3SF3 | P3SF2 | P3SF1 | P3SF0 | | | | |
| 002D | Port 5 secondary function control register | P5SF | — | P5SF7 | PTM0OUT | (0) | (0) | (0) | (0) | (0) | (0) | | 8 | 00 | 5-21 |
| | | | | | P5SF6 | | | | | | | | | | |
| 002E | Port 6 secondary function control register | P6SF | — | PTM2OUT | P6SF6 | PTM1OUT | P6SF4 | P6SF3 | P6SF2 | P6SF1 | P6SF0 | R/W | 8 | 00 | 5-23 |
| | | | | P6SF7 | | P6SF5 | | | | | | | | | |
| 002F | Port 7 secondary function control register | P7SF | — | PWM1OUT | PWM0OUT | (0) | (0) | (0) | (0) | (0) | (0) | | 8 | 00 | 5-25 |
| | | | | P7SF7 | P7SF6 | | | | | | | | | | |
| 0030 | Interrupt request register 0 | IRQ0 | — | 0 | 0 | 0 | 0 | 0 | 0 | 0 | QINT0 | | 8 | 00 | 16-12 |
| 0031 | Interrupt request register 1 | IRQ1 | — | 0 | QTM3OV | QTM2OV | QTM1OV | QINT3 | QINT2 | QINT1 | QTM0OV | | 8 | 00 | 16-13 |
| 0032 | Interrupt request register 2 | IRQ2 | — | QSIO1 | QTM4OV | 0 | 0 | Q3PWM | QCPCM | QCAP | QFRCOV | | 8 | 00 | 16-14 |
| 0033 | Interrupt request register 3 | IRQ3 | — | 0 | 0 | QAD | QTM6OV | 0 | QSIO6 | 0 | QTM5OV | | 8 | 00 | 16-15 |
| 0034 | Interrupt enable register 0 | IE0 | — | 0 | 0 | 0 | 0 | 0 | 0 | 0 | EINT0 | | 8 | 00 | 16-17 |
| 0035 | Interrupt enable register 1 | IE1 | — | 0 | ETM3OV | ETM2OV | ETM1OV | EINT3 | EINT2 | EINT1 | ETM0OV | | 8 | 00 | 16-18 |
| 0036 | Interrupt enable register 2 | IE2 | — | ESIO1 | ETM4OV | 0 | 0 | E3PWM | ECPCM | ECAP | EFRCOV | | 8 | 00 | 16-19 |
| 0037 | Interrupt enable register 3 | IE3 | — | 0 | 0 | EAD | ETM6OV | 0 | ESIO6 | 0 | ETM5OV | | 8 | 00 | 16-20 |
| 0038 | Interrupt priority control register 0 | IP0 | — | 0 | 0 | 0 | 0 | 0 | 0 | P1INT0 | P0INT0 | | 8 | 00 | 16-22 |
| 003A | Interrupt priority control register 2 | IP2 | — | P1INT3 | P0INT3 | P1INT2 | P0INT2 | P1INT1 | P0INT1 | P1TM0OV | P0TM0OV | | 8 | 00 | 16-23 |
| 003B | Interrupt priority control register 3 | IP3 | — | 0 | 0 | P1TM3OV | P0TM3OV | P1TM2OV | P0TM2OV | P1TM1OV | P0TM1OV | | 8 | 00 | 16-24 |
| 003C | Interrupt priority control register 4 | IP4 | — | P13PWM | P03PWM | P1CPCM | P0CPCM | P1CAP | P0CAP | P1FRCOV | P0FRCOV | | 8 | 00 | 16-25 |
| 003D | Interrupt priority control register 5 | IP5 | — | P1SIO1 | P0SIO1 | P1TM4OV | P0TM4OV | 0 | 0 | 0 | 0 | | 8 | 00 | 16-26 |

**Table 20-1 SFR List for ML66517/ML66Q517 (3/8)**

| Address [H] | Function | Byte | Word | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | R/W | 8/16 | Initial value [H] | Reference page |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 003E | Interrupt priority control register 6 | IP6 | — | 0 | 0 | P1SIO6 | P0SIO6 | 0 | 0 | P1TM5OV | P0TM5OV | | 8 | 00 | 16-27 |
| 003F | Interrupt priority control register 7 | IP7 | — | 0 | 0 | 0 | 0 | P1AD | P0AD | P1TM6OV | P0TM6OV | R/W | 8 | 00 | 16-28 |
| 0040 | Free running counter | — | FRC | | | | | | | | | | 16 | 00 | 9-3 |
| 0041 | | — | | | | | | | | | | | 16 | 00 | |
| 0042 | Capture register 0 | — | CAPR0 | | | | | | | | | | 16 | Undefined | 9-6 |
| 0043 | | — | | | | | | | | | | | 16 | Undefined | |
| 0044 | Capture register 1 | — | CAPR1 | | | | | | | | | R | 16 | Undefined | 9-6 |
| 0045 | | — | | | | | | | | | | | 16 | Undefined | |
| 0046 | Compare register | — | CMPR | | | | | | | | | | 16 | 00 | 9-9 |
| 0047 | | — | | | | | | | | | | | 16 | 00 | |
| 0048 | Capture compare/register 0 | — | CPCMR0 | | | | | | | | | | 16 | 00 | 9-11 |
| 0049 | | — | | | | | | | | | | | 16 | 00 | |
| 004A | Capture compare/register 1 | — | CPCMR1 | | | | | | | | | | 16 | 00 | 9-11 |
| 004B | | — | | | | | | | | | | | 16 | 00 | |
| 004C | Capture compare buffer register 0 | — | CPCMBFR0 | | | | | | | | | | 16 | 00 | 9-11 |
| 004D | | — | | | | | | | | | | | 16 | 00 | |
| 004E | Capture compare buffer register 1 | — | CPCMBFR1 | | | | | | | | | R/W | 16 | 00 | 9-11 |
| 004F | | — | | | | | | | | | | | 16 | 00 | |
| 0050 | Free running counter control register | FRCON | — | (1) | (1) | (1) | (1) | FRRUN | FRCK2 | FRCK1 | FRCK0 | | 8 | F0 | 9-4 |
| 0051 | Capture control register 0 | CAPCON0 | — | (1) | (1) | CAP0E1 | CAP0E0 | DF0RUN | DF0CK2 | DF0CK1 | DF0CK0 | | 8 | C0 | 9-6 |
| 0052 | Capture control register 1 | CAPCON1 | — | (1) | (1) | CAP1E1 | CAP1E0 | DF1RUN | DF1CK2 | DF1CK1 | DF1CK0 | | 8 | C0 | 9-6 |
| 0053 | Capture interrupt control register | CAPINT | — | (1) | (1) | (1) | (1) | CAPIE1 | CAPIE0 | INTCAP1 | INTCAP0 | | 8 | F0 | 9-8 |
| 0054 | Capture compare control register | CPCMCON | — | (1) | (1) | CP1MD | CP0MD | CP1E1 | CP1E0 | CP0E1 | CP0E0 | | 8 | C0 | 9-12 |
| 0055 | Compare control register 0 | CMPCON0 | — | (1) | (1) | (1) | (1) | (1) | CMPSBF0 | CMPBF0 | CMPOUT0 | | 8 | F8 | 9-13 |
| 0056 | Compare control register 1 | CMPCON1 | — | (1) | (1) | (1) | (1) | (1) | CMPSBF1 | CMPBF1 | CMPOUT1 | | 8 | F8 | 9-13 |
| 0057 | Capature compare interrupt control register | CPCMINT | — | (1) | (1) | (1) | (1) | CPCMIE1 | CPCMIE0 | INTCPCM1 | INTCPCM0 | | 8 | F0 | 9-14 |

**Table 20-1  SFR List for ML66517/ML66Q517 (4/8)**

| Address [H] | Function | Byte | Word | Bit Symbol 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | R/W | 8/16 | Initial value [H] | Reference page |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 0058 | External interrupt control register 0 | EXI0CON | — | EX3M1 | EX3M0 | EX2M1 | EX2M0 | EX1M1 | EX1M0 | EX0M1 | EX0M0 | | 8 | 00 | 15-2 |
| 0059 | External interrupt control register 1 | EXI1CON | — | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | | 8 | 55 | 15-3 |
| 005A | External interrupt control register 2 | EXI2CON | — | MIPF | NMIRD | NMIM1 | NMIM0 | (1) | (1) | (0) | (0) | | 8 | 0C/4C | 15-4 |
| 005C | Interrupt request register 4 | IRQ4 | — | (1) | (1) | (1) | QTM9OV | QPWM3 | QPWM2 | QPWM1 | QPWM0 | R/W | 8 | E0 | 16-16 |
| 005D | Interrupt enable register 4 | IE4 | — | (1) | (1) | (1) | ETM9OV | EPWM3 | EPWM2 | EPWM1 | EPWM0 | | 8 | E0 | 16-21 |
| 005E | Interrupt priority control register 8 | IP8 | — | P1PWM3 | P0PWM3 | P1PWM2 | P0PWM2 | P1PWM1 | P0PWM1 | P1PWM0 | P0PWM0 | | 8 | 00 | 16-29 |
| 005F | Interrupt priority control register 9 | IP9 | — | (1) | (1) | (1) | (1) | (1) | (1) | P1TM9OV | P0TM9OV | | 8 | FC | 16-30 |
| 0060 | TBC clock dividing register | TBCKDVR | TBCKDV | (1) | (1) | (1) | (1) | | | | | | 8/16 | F0 | 7-3 |
| 0061 | TBC clock dividing counter | — | | (1) | (1) | (1) | (1) | | | | | R | 16 | F0 | 7-2 |
| 0062 | General-purpose 16-bit timer 0 counter | — | TM0C | | | | | | | | | | 16 | Undefined | 8-5 |
| 0063 | | — | | | | | | | | | | | | Undefined | |
| 0064 | General-purpose 16-bit timer 0 register | — | TM0R | | | | | | | | | | 16 | Undefined | 8-5 |
| 0065 | | — | | | | | | | | | | | | Undefined | |
| 0066 | General-purpose 16-bit timer 0 control register | TM0CON | — | TM0OUT | (1) | (1) | (1) | TM0RUN | TM0C2 | TM0C1 | TM0C0 | | 8 | 70 | 8-5 |
| 0068 | General-purpose 8-bit timer 12 counter | TM1C | TM12C | | | | | | | | | | 8/16 | Undefined | 8-11 |
| 0069 | | TM2C | | | | | | | | | | | | Undefined | |
| 006A | General-purpose 8-bit timer 12 register | TM1R | TM12R | | | | | | | | | | 8/16 | Undefined | 8-11 |
| 006B | | TM2R | | | | | | | | | | R/W | | Undefined | |
| 006C | General-purpose 8-bit timer 1 control register | TM1CON | — | TM1OUT | (1) | (1) | (1) | TM1RUN | TM1C2 | TM1C1 | TM1C0 | | 8 | 70 | 8-11 |
| 006D | General-purpose 8-bit timer 2 control register | TM2CON | — | TM2OUT | (1) | MODPWM | MOD16 | TM2RUN | TM2C2 | TM2C1 | TM2C0 | | 8 | 40 | 8-12 |
| 0070 | General-purpose 8-bit timer 3 counter | TM3C | — | | | | | | | | | | 8 | Undefined | 8-23 |
| 0071 | General-purpose 8-bit timer 3 register | TM3R | — | | | | | | | | | | 8 | Undefined | 8-23 |
| 0072 | General-purpose 8-bit timer 3 control register | TM3CON | — | TM3OUT | (1) | (1) | (1) | TM3RUN | TM3C2 | TM3C1 | TM3C0 | | 8 | 70 | 8-23 |
| 0074 | General-purpose 8-bit timer 4 counter | TM4C | — | | | | | | | | | | 8 | Undefined | 8-29 |
| 0075 | General-purpose 8-bit timer 4 register | TM4R | — | | | | | | | | | | 8 | Undefined | 8-29 |
| 0076 | General-purpose 8-bit timer 4 control register | TM4CON | — | TM4OUT | (1) | (1) | (1) | TM4RUN | TM4C2 | TM4C1 | TM4C0 | | 8 | 70 | 8-29 |
| 0078 | General-purpose 8-bit timer 5 counter | TM5C | — | | | | | | | | | | 8 | Undefined | 8-35 |
| 0079 | General-purpose 8-bit timer 5 register | TM5R | — | | | | | | | | | | 8 | Undefined | 8-35 |
| 007A | General-purpose 8-bit timer 5 control register | TM5CON | — | TM5OUT | (1) | (1) | (1) | TM5RUN | TM5C2 | TM5C1 | TM5C0 | | 8 | 70 | 8-35 |

**Table 20-1  SFR List for ML66517/ML66Q517 (5/8)**

| Address [H] | Function | Byte | Word | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | R/W | 8/16 | Initial value [H] | Reference page |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 007C | General-purpose 8-bit timer 6 counter | TM6C | — | | | | | | | | | | 8 | Undefined | 8-41 |
| 007D | General-purpose 8-bit timer 6 register | TM6R | — | | | | | | | | | | 8 | Undefined | 8-41 |
| 007E | General-purpose 8-bit timer 6 control register | TM6CON | — | MODWDT | WDTLDE | WDTRUN | (1) | ATMRUN | WDTC2 | WDTC1 | WDTC0 | | 8 | 10 | 8-42 |
| 0084 | SIO1 transmit control register | ST1CON | — | TR1NIE | TR1MIE | ST1ODD | ST1PEN | ST1STB / ST1SLV | (1) | ST1LN | ST1MOD | | 8 | 04 | 12-4 |
| 0085 | SIO1 receive control register | SR1CON | — | SR1REN | RC1IE | SR1ODD | SR1PEN | SR1SLV | S1EXC | SR1LN | SR1MOD | | 8 | 00 | 12-6 |
| 0086 | SIO1 transmit-receive buffer register | S1BUF | — | | | | | | | | | | 8 | Undefined | 12-10 |
| 0087 | SIO1 status register | S1STAT | — | (0) | (0) | RC1END | TR1END | TR1EMP | PERR1 | OERR1 | FERR1 | | 8 | 00 | 12-8 |
| 0090 | PWM register 0 | PWR0 | PWR01 | | | | | | | | | R/W | 8/16 | 00 | 11-5 |
| 0091 | PWM register 1 | PWR1 | | | | | | | | | | | | | 00 | |
| 0092 | PWM register 2 | PWR2 | PWR23 | | | | | | | | | | 8/16 | 00 | 11-5 |
| 0093 | PWM register 3 | PWR3 | | | | | | | | | | | | | 00 | |
| 0094 | PWM cycle register 0 | PWCY0 | PWCY | | | | | | | | | | 8/16 | 00 | 11-4 |
| 0095 | PWM cycle register 1 | PWCY1 | | | | | | | | | | | | | 00 | |
| 0096 | PWM counter 0 | PWC0 | PWC | | | | | | | | | | 8/16 | 00 | 11-4 |
| 0097 | PWM counter 1 | PWC1 | | | | | | | | | | | | | 00 | |
| 0098 | PWM control register 0 | PWCON0 | — | PWC1OV | PWCK11 | PWCK10 | PW1RUN | PWC0OV | PWCK01 | PWCK00 | PW0RUN | | 8 | 00 | 11-5 |
| 0099 | PWM control register 1 | PWCON1 | — | (1) | (1) | (1) | (1) | (1) | (1) | (1) | PWHSM | | 8 | FE | 11-7 |
| 009C | A/D control register 0L | ADCON0L | — | (1) | SCNC0 | SNEX0 | ADRUN0 | 0 | ADSNM02 | ADSNM01 | ADSNM00 | | 8 | 80 | 13-3 |
| 009D | A/D control register 0H | ADCON0H | — | ADTM02 | ADTM01 | ADTM00 | STS0 | 0 | ADSTM02 | ADSTM01 | ADSTM00 | | 8 | 00 | 13-5 |
| 009E | A/D interrupt control register 0 | ADINT0 | — | (1) | (1) | (1) | (1) | ADSTIE0 | ADSNIE0 | INTST0 | INTSN0 | | 8 | F0 | 13-7 |
| 00A0 | A/D result register 00 | — | ADR00 | | | | | | | | | R | 16 | Undefined | 13-8 |
| 00A1 | | — | | (0) | (0) | (0) | (0) | (0) | (0) | | | | | Undefined | |
| 00A2 | A/D result register 01 | — | ADR01 | | | | | | | | | | 16 | Undefined | 13-8 |
| 00A3 | | — | | (0) | (0) | (0) | (0) | (0) | (0) | | | | | Undefined | |
| 00A4 | A/D result register 02 | — | ADR02 | | | | | | | | | | 16 | Undefined | 13-8 |
| 00A5 | | — | | (0) | (0) | (0) | (0) | (0) | (0) | | | | | Undefined | |
| 00A6 | A/D result register 03 | — | ADR03 | | | | | | | | | | 16 | Undefined | 13-8 |
| 00A7 | | — | | (0) | (0) | (0) | (0) | (0) | (0) | | | | | Undefined | |

**Table 20-1  SFR List for ML66517/ML66Q517 (6/8)**

| Address [H] | Function | Byte | Word | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | R/W | 8/16 | Initial value [H] | Reference page |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 00A8 | A/D result register 04 | — | ADR04 | | | | | | | | | | 16 | Undefined | 13-8 |
| 00A9 | | — | | (0) | (0) | (0) | (0) | (0) | (0) | | | | | Undefined | |
| 00AA | A/D result register 05 | — | ADR05 | | | | | | | | | | 16 | Undefined | 13-8 |
| 00AB | | — | | (0) | (0) | (0) | (0) | (0) | (0) | | | R | | Undefined | |
| 00AC | A/D result register 06 | — | ADR06 | | | | | | | | | | 16 | Undefined | 13-8 |
| 00AD | | — | | (0) | (0) | (0) | (0) | (0) | (0) | | | | | Undefined | |
| 00AE | A/D result register 07 | — | ADR07 | | | | | | | | | | 16 | Undefined | 13-8 |
| 00AF | | — | | (0) | (0) | (0) | (0) | (0) | (0) | | | | | Undefined | |
| 00B0 | Port 16 data register | P16 | — | (0) | P16_6 | P16_5 | P16_4 | P16_3 | P16_2 | P16_1 | P16_0 | | 8 | 00 | 5-36 |
| 00B1 | Port 17 data register | P17 | — | (0) | (0) | (0) | (0) | P17_3 | P17_2 | P17_1 | P17_0 | | 8 | 00 | 5-38 |
| 00B2 | Port 16 mode register | P16IO | — | (0) | P16IO6 | P16IO5 | P16IO4 | P16IO3 | P16IO2 | P16IO1 | P16IO0 | | 8 | 00 | 5-36 |
| 00B3 | Port 17 mode register | P17IO | — | (0) | (0) | (0) | (0) | P17IO3 | P17IO2 | P17IO1 | P17IO0 | | 8 | 00 | 5-38 |
| 00B4 | Port 16 secondary function control register | P16SF | — | (0) | P16SF6 | PWMWB P16SF5 | PWMW P16SF4 | PWMVB P16SF3 | PWMV P16SF2 | PWMUB P16SF1 | PWMU P16SF0 | R/W | 8 | 00 / 00 | 5-36 |
| 00B5 | Port 17 secondary function control register | P17SF | — | (0) | (0) | (0) | (0) | CPCMF1 P17SF3 | CPCMF0 P17SF2 | P17SF1 | P17SF0 | | 8 | 00 / 00 | 5-38 |
| 00B8 | Port 8 data register | P8 | — | P8_7 | P8_6 | (0) | (0) | P8_3 | P8_2 | P8_1 | P8_0 | | 8 | 00 | 5-27 |
| 00BA | Port 10 data register | P10 | — | P10_7 | (0) | (0) | (0) | (0) | (0) | (0) | (0) | | 8 | 00 | 5-29 |
| 00BB | Port 11 data register | P11 | — | (0) | (0) | (0) | (0) | (0) | P11_2 | (0) | (0) | | 8 | 00 | 5-31 |
| 00BC | Port 12 data register | P12 | — | P12_7 | P12_6 | P12_5 | P12_4 | P12_3 | P12_2 | P12_1 | P12_0 | R | 8 | Undefined | 5-33 |
| 00BF | Port 15 data register | P15 | — | (0) | (0) | (0) | (0) | P15_3 | P15_2 | P15_1 | P15_0 | | 8 | 00 | 5-34 |
| 00C0 | Port 8 mode register | P8IO | — | P8IO7 | P8IO6 | (0) | (0) | P8IO3 | P8IO2 | P8IO1 | P8IO0 | | 8 | 00 | 5-27 |
| 00C2 | Port 10 mode register | P10IO | — | P10IO7 | (0) | (0) | (0) | (0) | (0) | (0) | (0) | | 8 | 00 | 5-29 |
| 00C3 | Port 11 mode register | P11IO | — | (0) | (0) | (0) | (0) | (0) | P11IO2 | (0) | (0) | | 8 | 00 | 5-31 |
| 00C5 | Port 15 mode register | P15IO | — | (0) | (0) | (0) | (0) | P15IO3 | P15IO2 | P15IO1 | P15IO0 | R/W | 8 | 00 | 5-34 |
| 00C7 | Port 15 secondary function control register | P15SF | — | (0) | (0) | (0) | (0) | TXC6 P15SF3 | RXC6 P15SF2 | TXD6 P15SF1 | P15SF0 | | 8 | 00 | 5-34 |
| 00C8 | Port 8 secondary function control register | P8SF | — | PWM3OUT P8SF7 | PWM2OUT P8SF6 | (0) | (0) | TXC1 P8SF3 | RXC1 P8SF2 | TXD1 P8SF1 | P8SF0 | | 8 | 00 | 5-27 |

## Table 20-1  SFR List for ML66517/ML66Q517 (7/8)

| Address [H] | Function | Byte | Word | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | R/W | 8/16 | Initial value [H] | Reference page |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 00CA | Port 10 secondary function control register | P10SF | — | P10SF7 | (0) | (0) | (0) | (0) | (0) | (0) | (0) | | 8 | 00 | 5-29 |
| 00CB | Port 11 secondary function control register | P11SF | — | (0) | (0) | (0) | (0) | (0) | CLKOUT P11SF2 | (0) | (0) | | 8 | 00 | 5-31 |
| 00CC | General-purpose 8-bit timer 9 counter | TM9C | — | | | | | | | | | | 8 | Undefined | 8-50 |
| 00CD | General-purpose 8-bit timer 9 register | TM9R | — | | | | | | | | | | 8 | Undefined | 8-50 |
| 00CE | General-purpose 8-bit timer 9 control register | TM9CON | — | TM9OUT | (1) | (1) | (1) | TM9RUN | TM9C2 | TM9C1 | TM9C0 | | 8 | 70 | 8-50 |
| 00D0 | 3-phase PWM counter | — | PW3C | | | | | | | | | | 16 | 00 | 10-4 |
| 00D1 | | — | | | | | | | | | | | | 00 | |
| 00D2 | 3-phase PWM cycle buffer register | — | PW3CYBFR | | | | | | | | | | 16 | 00 | 10-4 |
| 00D3 | | — | | | | | | | | | | | | 00 | |
| 00D4 | U-phase duty setting buffer register | — | PW3UBFR | | | | | | | | | R/W | 16 | 00 | 10-5 |
| 00D5 | | — | | | | | | | | | | | | 00 | |
| 00D6 | V-phase duty setting buffer register | — | PW3VBFR | | | | | | | | | | 16 | 00 | 10-5 |
| 00D7 | | — | | | | | | | | | | | | 00 | |
| 00D8 | W-phase duty setting buffer reigister | — | PW3WBFR | | | | | | | | | | 16 | 00 | 10-5 |
| 00D9 | | — | | | | | | | | | | | | 00 | |
| 00DA | 3-phase PWM control register 0 | PW3CON0 | — | (1) | EINACTB | WOTE | WOTSEL | CRLD1 | CRLD0 | PW3MOD1 | PW3MOD0 | | 8 | 80 | 10-10 |
| 00DB | 3-phase PWM control register 1 | PW3CON1 | — | (1) | DTMCK1 | DTMCK0 | PW3CST | PW3CRUN | PW3CSEL | PW3CK1 | PW3CK0 | | 8 | 90 | 10-12 |
| 00DC | 3-phase output active level setting register | ACL3R | — | (1) | (1) | PWWBAC | PWWAC | PWVBAC | PWVAC | PWUBAC | PWUAC | | 8 | C0 | 10-8 |
| 00DD | 3-phase output data setting buffer register | OUT3BFR | — | (1) | (1) | PWWBDBF | PWWDBF | PWVBDBF | PWVDBF | PWUBDBF | PWUDBF | | 8 | C0 | 10-7 |
| 00DE | 3-phase output state setting buffer register | OTST3BFR | — | (1) | (1) | PWWBSTBF | PWWSTBF | PWVBSTBF | PWVSTBF | PWUBSTBF | PWUSTBF | | 8 | C0 | 10-6 |
| 00DF | Load switch register | LDSW | — | (1) | (1) | (1) | (1) | LDSWOTST | LDSWPWW | LDSWPWV | LDSWPWU | | 8 | F0 | 10-14 |
| 00E0 | 3-phase PWM interrupt control register | PW3INT | — | (1) | (1) | (1) | (1) | PC3CMIE | PC3UDIE | PC3CMINT | PC3UDINT | | 8 | F0 | 10-15 |
| 00E1 | U-phase dead time timer | DTM1 | — | | | | | | | | | | 8 | FF | 10-5 |
| 00E2 | V-phase dead time timer | DTM2 | — | | | | | | | | | R | 8 | FF | 10-5 |
| 00E3 | W-phase dead time timer | DTM3 | — | | | | | | | | | | 8 | FF | 10-5 |
| 00E4 | Dead time timer register | DTMR | — | | | | | | | | | R/W | 8 | 00 | 10-5 |
| ☆00F0 | Flash memory acceptor | FLAACP | — | | | | | | | | | W | 8 | "0" | 18-11 |
| ☆00F1 | Flash memory control register | FLACON | — | (1) | (1) | AMPOFF | FCLK1 | FCLK0 | (1) | (1) | PRG | R/W | 8 | C6 | 18-12 |

## Table 20-1  SFR List for ML66517/ML66Q517 (8/8)

| Address [H] | Function | Byte | Word | Bit Symbol 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | R/W | 8/16 | Initial value [H] | Reference page |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| ☆00F2 | Flash memory address register | — | FLAADRS | FA7 | (1) | (1) | (1) | (1) | (1) | (1) | (1) | | 16 | Undefined | 18-11 |
| ☆00F3 | | — | | FA15 | FA14 | FA13 | FA12 | FA11 | FA10 | FA9 | FA8 | | | | |
| 00F4 | SIO6 transmit control  register | ST6CON | — | TR6NIE | TR6MIE | ST6ODD | ST6PEN | ST6STB / ST6SLV | (1) | ST6LN | ST6MOD | R/W | 8 | 04 | 12-16 |
| 00F5 | SIO6 receive control register | SR6CON | — | SR6REN | RC6IE | SR6ODD | SR6PEN | SR6SLV | S6EXC | SR6LN | SR6MOD | | 8 | 00 | 12-18 |
| 00F6 | SIO6 transmit receive buffer register | S6BUF | — | | | | | | | | | | 8 | Undefined | 12-22 |
| 00F7 | SIO6 status register | S6STAT | — | (0) | (0) | RC6END | TR6END | TR6EMP | PERR6 | OERR6 | FERR6 | | 8 | 00 | 12-20 |

[Note]

A star (☆) in the address column, indicates a SFR existing only in the ML66Q517 (a Flash ROM version).  For details, refer to Chapter 18, "Flash Memory".

**Table 20-2  SFR List for ML66Q515/ML66514 (1/7)**

| Address [H] | Function | Byte | Word | Bit Symbol 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | R/W | 8/16 | Initial value [H] | Reference page |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 0000 | System stack pointer | — | SSP | | | | | | | | | | 16 | FF | 2-22 |
| 0001 | | — | | | | | | | | | | | | FF | |
| 0002 | Local register base | LRBL | LRB | | | | | | | | | | 8/16 | Undefined | 2-21 |
| 0003 | | LRBH | | | | | | | | | | | | Undefined | |
| 0004 | Program status word | PSWL | PSW | MAB | F1 | BCB1 | BCB0 | F0 | SCB2 | SCB1 | SCB0 | | 8/16 | 00 | 2-17 |
| 0005 | | PSWH | | CY | ZF | HC | DD | S | F2 | OV | MIE | | | 00 | |
| 0006 | Accumulator | ACCL | ACC | | | | | | | | | R/W | 8/16 | 00 | 2-16 |
| 0007 | | ACCH | | | | | | | | | | | | 00 | |
| 000B | ROM window register | ROMWIN | — | | | (1) | (1) | | | | | | 8 | 30 | 4-2 |
| 000C | ROM ready control register | ROMRDY | — | (1) | SRDY2 | SRDY1 | SRDY0 | (1) | IRORDY | ORDY1 | ORDY0 | | 8 | 8B | 4-4 |
| 000D | RAM ready control register | RAMRDY | — | (1) | ARDY12 | ARDY11 | ARDY10 | (1) | ARDY02 | ARDY01 | ARDY00 | | 8 | FF | 4-5 |
| 000E | Stop code acceptor | STPACP | — | | | | | | | | | W | 8 | "0" | 3-3 |
| 000F | Standby control register | SBYCON | — | CLK1 | CLK0 | OST1 | OST0 | OSCS | FLT | HLT | STP | | 8 | 08 | 3-4 |
| 0015 | Peripheral control register | PRPHCON | — | (1) | 0 | 0 | (1) | (1) | (1) | CLKO1 | CLKO0 | | 8 | 9C | 14-1 |
| 0018 | Port 0 data register | P0 | — | P0_7 | P0_6 | P0_5 | P0_4 | P0_3 | P0_2 | P0_1 | P0_0 | | 8 | 00 | 5-13 |
| 0019 | Port 1 data register | P1 | — | P1_7 | P1_6 | P1_5 | P1_4 | P1_3 | P1_2 | P1_1 | P1_0 | | 8 | 00 | 5-15 |
| 001B | Port 3 data register | P3 | — | (0) | (0) | (0) | (0) | P3_3 | P3_2 | P3_1 | P3_0 | R/W | 8 | 00 | 5-19 |
| 001D | Port 5 data register | P5 | — | P5_7 | P5_6 | (0) | (0) | (0) | (0) | (0) | (0) | | 8 | 00 | 5-21 |
| 001E | Port 6 data register | P6 | — | (0) | (0) | (0) | (0) | (0) | (0) | P6_1 | P6_0 | | 8 | 00 | 5-23 |
| 001F | Port 7 data register | P7 | — | P7_7 | P7_6 | (0) | (0) | (0) | (0) | (0) | (0) | | 8 | 00 | 5-25 |
| 0020 | Port 0 mode register | P0IO | — | P0IO7 | P0IO6 | P0IO5 | P0IO4 | P0IO3 | P0IO2 | P0IO1 | P0IO0 | | 8 | 00/FF | 5-13 |
| 0021 | Port 1 mode register | P1IO | — | P1IO7 | P1IO6 | P1IO5 | P1IO4 | P1IO3 | P1IO2 | P1IO1 | P1IO0 | | 8 | 00/FF | 5-15 |

**Table 20-2  SFR List for ML66Q515/ML66514 (2/7)**

| Address [H] | Function | Byte | Word | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | R/W | 8/16 | Initial value [H] | Reference page |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 0023 | Port 3 mode register | P3IO | — | (0) | (0) | (0) | (0) | P3IO3 | P3IO2 | P3IO1 | P3IO0 | | 8 | 00/03 | 5-19 |
| 0025 | Port 5 mode register | P5IO | — | P5IO7 | P5IO6 | (0) | (0) | (0) | (0) | (0) | (0) | | 8 | 00 | 5-21 |
| 0026 | Port 6 mode register | P6IO | — | (0) | (0) | (0) | (0) | (0) | (0) | P6IO1 | P6IO0 | | 8 | 00 | 5-23 |
| 0027 | Port 7 mode register | P7IO | — | P7IO7 | P7IO6 | (0) | (0) | (0) | (0) | (0) | (0) | | 8 | 00 | 5-25 |
| 0028 | Port 0 secondary function control register | P0SF | — | XAD7<br>P0SF7 | XAD6<br>P0SF6 | XAD5<br>P0SF5 | XAD4<br>P0SF4 | XAD3<br>P0SF3 | XAD2<br>P0SF2 | XAD1<br>P0SF1 | XAD0<br>P0SF0 | | 8 | 00/FF | 5-13 |
| 0029 | Port 1 secondary function control register | P1SF | — | XDM15<br>P1SF7 | XDM14<br>P1SF6 | XDM13<br>P1SF5 | XDM12<br>P1SF4 | XDM11<br>P1SF3 | XDM10<br>P1SF2 | XDM9<br>P1SF1 | XDM8<br>P1SF0 | | 8 | 00/FF | 5-15 |
| 002B | Port 3 secondary function control register | P3SF | — | (0) | (0) | (0) | (0) | WR<br>P3SF3 | RD<br>P3SF2 | PSEN<br>P3SF1 | ALE<br>P3SF0 | | 8 | 00/03 | 5-19 |
| 002D | Port 5 secondary function control register | P5SF | — | P5SF7 | PTM0OUT<br>P5SF6 | (0) | (0) | (0) | (0) | (0) | (0) | R/W | 8 | 00 | 5-21 |
| 002E | Port 6 secondary function control register | P6SF | — | (0) | (0) | (0) | (0) | (0) | (0) | P6SF1 | P6SF0 | | 8 | 00 | 5-23 |
| 002F | Port 7 secondary function control register | P7SF | — | PWM1OUT<br>P7SF7 | PWM0OUT<br>P7SF6 | (0) | (0) | (0) | (0) | (0) | (0) | | 8 | 00 | 5-25 |
| 0030 | Interrupt request register 0 | IRQ0 | — | 0 | 0 | 0 | 0 | 0 | 0 | 0 | QINT0 | | 8 | 00 | 16-12 |
| 0031 | Interrupt request register 1 | IRQ1 | — | 0 | QTM3OV | 0 | 0 | 0 | 0 | QINT1 | QTM0OV | | 8 | 00 | 16-13 |
| 0032 | Interrupt request register 2 | IRQ2 | — | QSIO1 | QTM4OV | 0 | 0 | Q3PWM | QCPCM | QCAP | QFRCOV | | 8 | 00 | 16-14 |
| 0033 | Interrupt request register 3 | IRQ3 | — | 0 | 0 | QAD | QTM6OV | 0 | QSIO6 | 0 | QTM5OV | | 8 | 00 | 16-15 |
| 0034 | Interrupt enable register 0 | IE0 | — | 0 | 0 | 0 | 0 | 0 | 0 | 0 | EINT0 | | 8 | 00 | 16-17 |
| 0035 | Interrupt enable register 1 | IE1 | — | 0 | ETM3OV | 0 | 0 | 0 | 0 | EINT1 | ETM0OV | | 8 | 00 | 16-18 |
| 0036 | Interrupt enable register 2 | IE2 | — | ESIO1 | ETM4OV | 0 | 0 | E3PWM | ECPCM | ECAP | EFRCOV | | 8 | 00 | 16-19 |
| 0037 | Interrupt enable register 3 | IE3 | — | 0 | 0 | EAD | ETM6OV | 0 | ESIO6 | 0 | ETM5OV | | 8 | 00 | 16-20 |

**Table 20-2  SFR List for ML66Q515/ML66514 (3/7)**

| Address [H] | Function | Byte | Word | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | R/W | 8/16 | Initial value [H] | Reference page |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 0038 | Interrupt priority control register 0 | IP0 | — | 0 | 0 | 0 | 0 | 0 | 0 | P1INT0 | P0INT0 | | 8 | 00 | 16-22 |
| 003A | Interrupt priority control register 2 | IP2 | — | 0 | 0 | 0 | 0 | P1INT1 | P0INT1 | P1TM0OV | P0TM0OV | | 8 | 00 | 16-23 |
| 003B | Interrupt priority control register 3 | IP3 | — | 0 | 0 | P1TM3OV | P0TM3OV | 0 | 0 | 0 | 0 | | 8 | 00 | 16-24 |
| 003C | Interrupt priority control register 4 | IP4 | — | P13PWM | P03PWM | P1CPCM | P0CPCM | P1CAP | P0CAP | P1FRCOV | P0FRCOV | R/W | 8 | 00 | 16-25 |
| 003D | Interrupt priority control register 5 | IP5 | — | P1SIO1 | P0SIO1 | P1TM4OV | P0TM4OV | 0 | 0 | 0 | 0 | | 8 | 00 | 16-26 |
| 003E | Interrupt priority control register 6 | IP6 | — | 0 | 0 | P1SIO6 | P0SIO6 | 0 | 0 | P1TM5OV | P0TM5OV | | 8 | 00 | 16-27 |
| 003F | Interrupt priority control register 7 | IP7 | — | 0 | 0 | 0 | 0 | P1AD | P0AD | P1TM6OV | P0TM6OV | | 8 | 00 | 16-28 |
| 0040 | Free running counter | — | FRC | | | | | | | | | | 16 | 00 | 9-3 |
| 0041 | | — | | | | | | | | | | | | 00 | |
| 0042 | Capture register 0 | — | CAPR0 | | | | | | | | | | 16 | Undefined | 9-6 |
| 0043 | | — | | | | | | | | | | R | | Undefined | |
| 0044 | Capture register 1 | — | CAPR1 | | | | | | | | | | 16 | Undefined | 9-6 |
| 0045 | | — | | | | | | | | | | | | Undefined | |
| 0046 | Compare register | — | CMPR | | | | | | | | | | 16 | 00 | 9-9 |
| 0047 | | — | | | | | | | | | | | | 00 | |
| 0048 | Capture compare register 0 | — | CPCMR0 | | | | | | | | | | 16 | 00 | 9-11 |
| 0049 | | — | | | | | | | | | | | | 00 | |
| 004A | Capture compare register 1 | — | CPCMR1 | | | | | | | | | | 16 | 00 | 9-11 |
| 004B | | — | | | | | | | | | | | | 00 | |
| 004C | Capture compare buffer register 0 | — | CPCMBFR0 | | | | | | | | | | 16 | 00 | 9-11 |
| 004D | | — | | | | | | | | | | | | 00 | |
| 004E | Capture compare buffer register 1 | — | CPCMBFR1 | | | | | | | | | R/W | 16 | 00 | 9-11 |
| 004F | | — | | | | | | | | | | | | 00 | |
| 0050 | Free running counter control register | FRCON | — | (1) | (1) | (1) | (1) | FRRUN | FRCK2 | FRCK1 | FRCK0 | | 8 | F0 | 9-4 |
| 0051 | Capture control register 0 | CAPCON0 | — | (1) | (1) | CAP0E1 | CAP0E0 | DF0RUN | DF0CK2 | DF0CK1 | DF0CK0 | | 8 | C0 | 9-6 |
| 0052 | Capture control register 1 | CAPCON1 | — | (1) | (1) | CAP1E1 | CAP1E0 | DF1RUN | DF1CK2 | DF1CK1 | DF1CK0 | | 8 | C0 | 9-6 |
| 0053 | Capture interrupt control register | CAPINT | — | (1) | (1) | (1) | (1) | CAPIE1 | CAPIE0 | INTCAP1 | INTCAP0 | | 8 | F0 | 9-8 |
| 0054 | Capture compare control register | CPCMCON | — | (1) | (1) | CP1MD | CP0MD | CP1E1 | CP1E0 | CP0E1 | CP0E0 | | 8 | C0 | 9-12 |
| 0055 | Compare control register 0 | CMPCON0 | — | (1) | (1) | (1) | (1) | (1) | CMPSBF0 | CMPBF0 | CMPOUT0 | | 8 | F8 | 9-13 |

## Table 20-2  SFR List for ML66Q515/ML66514 (4/7)

| Address [H] | Function | Byte | Word | Bit Symbol 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | R/W | 8/16 | Initial value [H] | Reference page |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 0056 | Compare control register 1 | CMPCON1 | — | (1) | (1) | (1) | (1) | (1) | CMPSBF1 | CMPBF1 | CMPOUT1 | | 8 | F8 | 9-13 |
| 0057 | Capture compare interrupt control register | CPCMINT | — | (1) | (1) | (1) | (1) | CPCMIE1 | CPCMIE0 | INTCPCM1 | INTCPCM0 | | 8 | F0 | 9-14 |
| 0058 | External interrupt control register 0 | EXI0CON | — | (0) | (0) | (0) | (0) | EX1M1 | EX1M0 | EX0M1 | EX0M0 | | 8 | 00 | 15-2 |
| 0059 | External interrupt control register 1 | EXI1CON | — | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | | 8 | 55 | 15-3 |
| 005A | External interrupt control register 2 | EXI2CON | — | MIPF | NMIRD | NMIM1 | NMIM0 | (1) | (1) | (0) | (0) | R/W | 8 | 0C/4C | 15-4 |
| 005C | Interrupt request register 4 | IRQ4 | — | (1) | (1) | (1) | QTM9OV | 0 | 0 | QPWM1 | QPWM0 | | 8 | E0 | 16-16 |
| 005D | Interrupt enable register 4 | IE4 | — | (1) | (1) | (1) | ETM9OV | 0 | 0 | EPWM1 | EPWM0 | | 8 | E0 | 16-21 |
| 005E | Interrupt priority control register 8 | IP8 | — | 0 | 0 | 0 | 0 | P1PWM1 | P0PWM1 | P1PWM0 | P0PWM0 | | 8 | 00 | 16-29 |
| 005F | Interrupt priority control register 9 | IP9 | — | (1) | (1) | (1) | (1) | (1) | (1) | P1TM9OV | P0TM9OV | | 8 | FC | 16-30 |
| 0060 | TBC clock dividing register | TBCKDVR | TBCKDV | (1) | (1) | (1) | (1) | | | | | | 8/16 | F0 | 7-3 |
| 0061 | TBC clock dividing counter | — | | (1) | (1) | (1) | (1) | | | | | R | 16 | F0 | 7-2 |
| 0062 | General-purpose 16-bit timer 0 counter | — | TM0C | | | | | | | | | | 16 | Undefined | 8-5 |
| 0063 | | — | | | | | | | | | | | | Undefined | |
| 0064 | General-purpose 16-bit timer 0 register | — | TM0R | | | | | | | | | | 16 | Undefined | 8-5 |
| 0065 | | — | | | | | | | | | | | | Undefined | |
| 0066 | General-purpose 16-bit timer 0 control register | TM0CON | — | TM0OUT | (1) | (1) | (1) | TM0RUN | TM0C2 | TM0C1 | TM0C0 | | 8 | 70 | 8-5 |
| 0070 | General-purpose 8-bit timer 3 counter | TM3C | — | | | | | | | | | | 8 | Undefined | 8-23 |
| 0071 | General-purpose 8-bit timer 3 register | TM3R | — | | | | | | | | | | 8 | Undefined | 8-23 |
| 0072 | General-purpose 8-bit timer 3 control register | TM3CON | — | TM3OUT | (1) | (1) | (1) | TM3RUN | TM3C2 | TM3C1 | TM3C0 | R/W | 8 | 70 | 8-23 |
| 0074 | General-purpose 8-bit timer 4 counter | TM4C | — | | | | | | | | | | 8 | Undefined | 8-29 |
| 0075 | General-purpose 8-bit timer 4 register | TM4R | — | | | | | | | | | | 8 | Undefined | 8-29 |
| 0076 | General-purpose 8-bit timer 4 control register | TM4CON | — | TM4OUT | (1) | (1) | (1) | TM4RUN | TM4C2 | TM4C1 | TM4C0 | | 8 | 70 | 8-29 |
| 0078 | General-purpose 8-bit timer 5 counter | TM5C | — | | | | | | | | | | 8 | Undefined | 8-35 |
| 0079 | General-purpose 8-bit timer 5 register | TM5R | — | | | | | | | | | | 8 | Undefined | 8-35 |
| 007A | General-purpose 8-bit timer 5 control register | TM5CON | — | TM5OUT | (1) | (1) | (1) | TM5RUN | TM5C2 | TM5C1 | TM5C0 | | 8 | 70 | 8-35 |
| 007C | General-purpose 8-bit timer 6 counter | TM6C | — | | | | | | | | | | 8 | Undefined | 8-41 |
| 007D | General-purpose 8-bit timer 6 register | TM6R | — | | | | | | | | | | 8 | Undefined | 8-41 |
| 007E | General-purpose 8-bit timer 6 control register | TM6CON | — | MODWDT | WDTLDE | WDTRUN | (1) | ATMRUN | WDTC2 | WDTC1 | WDTC0 | | 8 | 10 | 8-42 |

**Table 20-2  SFR List for ML66Q515/ML66514 (5/7)**

| Address [H] | Function | Byte | Word | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | R/W | 8/16 | Initial value [H] | Reference page |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 0084 | SIO1 transmit control register | ST1CON | — | TR1NIE | TR1MIE | ST1ODD | ST1PEN | ST1STB / ST1SLV | (1) | ST1LN | ST1MOD | | 8 | 04 | 12-4 |
| 0085 | SIO1 receive control register | SR1CON | — | SR1REN | RC1IE | SR1ODD | SR1PEN | SR1SLV | S1EXC | SR1LN | SR1MOD | | 8 | 00 | 12-6 |
| 0086 | SIO1 transmit-receive buffer register | S1BUF | — | | | | | | | | | | 8 | Undefined | 12-10 |
| 0087 | SIO1 status register | S1STAT | — | (0) | (0) | RC1END | TR1END | TR1EMP | PERR1 | OERR1 | FERR1 | | 8 | 00 | 12-8 |
| 0090 | PWM register 0 | PWR0 | PWR01 | | | | | | | | | | 8/16 | 00 | 11-5 |
| 0091 | PWM register 1 | PWR1 | | | | | | | | | | | | 00 | |
| 0094 | PWM cycle register 0 | PWCY0 | PWCY | | | | | | | | | R/W | 8/16 | 00 | 11-4 |
| 0095 | PWM cycle register 1 | PWCY1 | | | | | | | | | | | | 00 | |
| 0096 | PWM counter 0 | PWC0 | PWC | | | | | | | | | | 8/16 | 00 | 11-4 |
| 0097 | PWM counter 1 | PWC1 | | | | | | | | | | | | 00 | |
| 0098 | PWM control register 0 | PWCON0 | — | PWC1OV | PWCK11 | PWCK10 | PW1RUN | PWC0OV | PWCK01 | PWCK00 | PW0RUN | | 8 | 00 | 11-5 |
| 0099 | PWM control register 1 | PWCON1 | — | (1) | (1) | (1) | (1) | (1) | (1) | (1) | PWHSM | | 8 | FE | 11-7 |
| 009C | A/D control register 0L | ADCON0L | — | (1) | SCNC0 | SNEX0 | ADRUN0 | 0 | 1 | ADSNM01 | ADSNM00 | | 8 | 80 | 13-3 |
| 009D | A/D control register 0H | ADCON0H | — | ADTM02 | ADTM01 | ADTM00 | STS0 | 0 | 1 | ADSTM01 | ADSTM00 | | 8 | 00 | 13-5 |
| 009E | A/D interrupt control register 0 | ADINT0 | — | (1) | (1) | (1) | (1) | ADSTIE0 | ADSNIE0 | INTST0 | INTSN0 | | 8 | F0 | 13-7 |
| 00A8 | A/D result register 04 | — | ADR04 | | | | | | | | | | 16 | Undefined | 13-8 |
| 00A9 | | — | | (0) | (0) | (0) | (0) | (0) | (0) | | | | | Undefined | |
| 00AA | A/D result register 05 | — | ADR05 | | | | | | | | | | 16 | Undefined | 13-8 |
| 00AB | | — | | (0) | (0) | (0) | (0) | (0) | (0) | | | | | Undefined | |
| 00AC | A/D result register 06 | — | ADR06 | | | | | | | | | R | 16 | Undefined | 13-8 |
| 00AD | | — | | (0) | (0) | (0) | (0) | (0) | (0) | | | | | Undefined | |
| 00AE | A/D result register 07 | — | ADR07 | | | | | | | | | | 16 | Undefined | 13-8 |
| 00AF | | — | | (0) | (0) | (0) | (0) | (0) | (0) | | | | | Undefined | |
| 00B0 | Port 16 data register | P16 | — | (0) | P16_6 | P16_5 | P16_4 | P16_3 | P16_2 | P16_1 | P16_0 | | 8 | 00 | 5-36 |
| 00B1 | Port 17 data register | P17 | — | (0) | (0) | (0) | (0) | P17_3 | P17_2 | P17_1 | P17_0 | R/W | 8 | 00 | 5-38 |
| 00B2 | Port 16 mode register | P16IO | — | (0) | P16IO6 | P16IO5 | P16IO4 | P16IO3 | P16IO2 | P16IO1 | P16IO0 | | 8 | 00 | 5-36 |
| 00B3 | Port 17 mode register | P17IO | — | (0) | (0) | (0) | (0) | P17IO3 | P17IO2 | P17IO1 | P17IO0 | | 8 | 00 | 5-38 |

**Table 20-2  SFR List for ML66Q515/ML66514 (6/7)**

| Address [H] | Function | Byte | Word | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | R/W | 8/16 | Initial value [H] | Reference page |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 00B4 | Port 16 secondary function control register | P16SF | — | (0) | P16SF6 | PWMWB P16SF5 | PWMW P16SF4 | PWMVB P16SF3 | PWMV P16SF2 | PWMUB P16SF1 | PWMU P16SF0 | | 8 | 00 | 5-36 |
| 00B5 | Port 17 secondary function control register | P17SF | — | (0) | (0) | (0) | (0) | CPCMF1 P17SF3 | CPCMF0 P17SF2 | P17SF1 | P17SF0 | R/W | 8 | 00 | 5-38 |
| 00B8 | Port 8 data register | P8 | — | (0) | (0) | (0) | (0) | P8_3 | P8_2 | P8_1 | P8_0 | | 8 | 00 | 5-27 |
| 00BB | Port 11 data register | P11 | — | (0) | (0) | (0) | (0) | (0) | P11_2 | (0) | (0) | | 8 | 00 | 5-31 |
| 00BC | Port 12 data register | P12 | — | P12_7 | P12_6 | P12_5 | P12_4 | (0) | (0) | (0) | (0) | R | 8 | Undefined | 5-33 |
| 00BF | Port 15 data register | P15 | — | (0) | (0) | (0) | (0) | P15_3 | P15_2 | P15_1 | P15_0 | | 8 | 00 | 5-34 |
| 00C0 | Port 8 mode register | P8IO | — | (0) | (0) | (0) | (0) | P8IO3 | P8IO2 | P8IO1 | P8IO0 | | 8 | 00 | 5-27 |
| 00C3 | Port 11 mode register | P11IO | — | (0) | (0) | (0) | (0) | (0) | P11IO2 | (0) | (0) | | 8 | 00 | 5-31 |
| 00C5 | Port 15 mode register | P15IO | — | (0) | (0) | (0) | (0) | P15IO3 | P15IO2 | P15IO1 | P15IO0 | | 8 | 00 | 5-34 |
| 00C7 | Port 15 secondary function control register | P15SF | — | (0) | (0) | (0) | (0) | TXC6 P15SF3 | RXC6 P15SF2 | TXD6 P15SF1 | P15SF0 | | 8 | 00 | 5-34 |
| 00C8 | Port 8 secondary function control register | P8SF | — | (0) | (0) | (0) | (0) | TXC1 P8SF3 | RXC1 P8SF2 | TXD1 P8SF1 | P8SF0 | | 8 | 00 | 5-27 |
| 00CB | Port 11 secondary function control register | P11SF | — | (0) | (0) | (0) | (0) | (0) | CLKOUT P11SF2 | (0) | (0) | R/W | 8 | 00 | 5-31 |
| 00CC | General-purpose 8-bit timer 9 counter | TM9C | — | | | | | | | | | | 8 | Undefined | 8-50 |
| 00CD | General-purpose 8-bit timer 9 register | TM9R | — | | | | | | | | | | 8 | Undefined | 8-50 |
| 00CE | General-purpose 8-bit timer 9 control register | TM9CON | — | TM9OUT | (1) | (1) | (1) | TM9RUN | TM9C2 | TM9C1 | TM9C0 | | 8 | 70 | 8-50 |
| 00D0 00D1 | 3-phase PWM counter | — — | PW3C | | | | | | | | | | 16 | 00 00 | 10-4 |
| 00D2 00D3 | 3-phase PWM cycle buffer register | — — | PW3CYBFR | | | | | | | | | | 16 | 00 00 | 10-4 |
| 00D4 00D5 | U-phase duty setting buffer register | — — | PW3UBFR | | | | | | | | | | 16 | 00 00 | 10-5 |
| 00D6 00D7 | V-phase duty setting buffer register | — — | PW3VBFR | | | | | | | | | | 16 | 00 00 | 10-5 |

**Table 20-2  SFR List for ML66Q515/ML66514 (7/7)**

| Address [H] | Function | Byte | Word | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | R/W | 8/16 | Initial value [H] | Reference page |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 00D8 | W-phase duty setting | — | PW3WBFR | | | | | | | | | | 16 | 00 | 10-5 |
| 00D9 | buffer register | — | | | | | | | | | | | | 00 | |
| 00DA | 3-phase PWM control register 0 | PW3CON0 | — | (1) | EINACTB | WOTE | WOTSEL | CRLD1 | CRLD0 | PW3MOD1 | PW3MOD0 | | 8 | 80 | 10-10 |
| 00DB | 3-phase PWM control register 1 | PW3CON1 | — | (1) | DTMCK1 | DTMCK0 | PW3CST | PW3CRUN | PW3CSEL | PW3CK1 | PW3CK0 | | 8 | 90 | 10-12 |
| 00DC | 3-phase output active level setting register | ACL3R | — | (1) | (1) | PWWBAC | PWWAC | PWVBAC | PWVAC | PWUBAC | PWUAC | R/W | 8 | C0 | 10-8 |
| 00DD | 3-phase output data setting buffer register | OUT3BFR | — | (1) | (1) | PWWBDBF | PWWDBF | PWVBDBF | PWVDBF | PWUBDBF | PWUDBF | | 8 | C0 | 10-7 |
| 00DE | 3-phase output state setting buffer register | OTST3BFR | — | (1) | (1) | PWWBSTBF | PWWSTBF | PWVBSTBF | PWVSTBF | PWUBSTBF | PWUSTBF | | 8 | C0 | 10-6 |
| 00DF | Load switch register | LDSW | — | (1) | (1) | (1) | (1) | LDSWOTST | LDSWPWW | LDSWPWV | LDSWPWU | | 8 | F0 | 10-14 |
| 00E0 | 3-phase PWM interrupt control register | PW3INT | — | (1) | (1) | (1) | (1) | PC3CMIE | PC3UDIE | PC3CMINT | PC3UDINT | | 8 | F0 | 10-15 |
| 00E1 | U-phase dead time timer | DTM1 | — | | | | | | | | | | 8 | FF | 10-5 |
| 00E2 | V-phase dead time timer | DTM2 | — | | | | | | | | | R | 8 | FF | 10-5 |
| 00E3 | W-phase dead time timer | DTM3 | — | | | | | | | | | | 8 | FF | 10-5 |
| 00E4 | Dead time timer register | DTMR | — | | | | | | | | | R/W | 8 | 00 | 10-5 |
| ☆00F0 | Flash memory acceptor | FLAACP | — | | | | | | | | | W | 8 | "0" | 18-11 |
| ☆00F1 | Flash memory control register | FLACON | — | (1) | (1) | AMPOFF | FCLK1 | FCLK0 | (1) | (1) | PRG | | 8 | C6 | 18-12 |
| ☆00F2 | Flash memory address | — | FLAADRS | FA7 | (1) | (1) | (1) | (1) | (1) | (1) | (1) | | 16 | Undefined | 18-11 |
| ☆00F3 | register | — | | FA15 | FA14 | FA13 | FA12 | FA11 | FA10 | FA9 | FA8 | | | | |
| 00F4 | SIO6 transmit control register | ST6CON | — | TR6NIE | TR6MIE | ST6ODD | ST6PEN | ST6STB / ST6SLV | (1) | ST6LN | ST6MOD | R/W | 8 | 04 | 12-16 |
| 00F5 | SIO6 receive control register | SR6CON | — | SR6REN | RC6IE | SR6ODD | SR6PEN | SR6SLV | S6EXC | SR6LN | SR6MOD | | 8 | 00 | 12-18 |
| 00F6 | SIO6 transmit-receive buffer register | S6BUF | — | | | | | | | | | | 8 | Undefined | 12-22 |
| 00F7 | SIO6 status register | S6STAT | — | (0) | (0) | RC6END | TR6END | TR6EMP | PERR6 | OERR6 | FERR6 | | 8 | 00 | 12-20 |

[Note]

A star (☆) in the address column, indicates a SFR existing only in the ML66Q515 (a Flash ROM version).  For details, refer to Chapter 18, "Flash Memory".

*Chapter 21*

# Package Dimensions

# 21. Package Dimensions

(Unit : mm)

QFP80-P-1420-0.80-BK



| Package material | Epoxy resin |
|---|---|
| Lead frame material | 42 alloy |
| Pin treatment | Solder plating |
| Solder plate thicknes | 5 µm or more |
| Package weight (g) | 1.27 TYP. |

Notes for Mounting the Surface Mounting Type Package

The QFP is a surface mount type package and is very susceptible to heat in reflow mounting and to humidity absorbed in storage.  Therefore, before you do reflow mounting, contact Oki's responsible sales person on the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

**21**

(Unit : mm)

QFP64-P-1414-0.80-BK



| Package material | Epoxy resin |
|---|---|
| Lead frame material | 42 alloy |
| Pin treatment | Solder plating |
| Solder plate thickness | 5 µm or more |
| Package weight (g) | 0.87 TYP. |

Notes for Mounting the Surface Mounting Type Package

The QFP is a surface mount type package and is very susceptible to heat in reflow mounting and to humidity absorbed in storage.  Therefore, before you do reflow mounting, contact Oki's responsible sales person on the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

(Unit : mm)

SDIP64-P-750-1.778



57.6 ± 0.3

64        33

17.0 ± 0.4

INDEX MARK        ①        32

4.57 MAX.

1.0 ± 0.1

SEATING
PLANE

5.08 MAX.

2.54 MIN.

0.51 MIN.

1.24 TYP.        1.778        0.48 +0.13 -0.08        ⊕φ0.25Ⓜ

19.05

0~15°

0.25 +0.11 -0.05

| Package material | Epoxy resin |
| Lead frame material | Cu alloy |
| Pin treatment | Solder plating |
| Solder plate thickness | 5 μm or more |
| Package weight (g) | 8.70 TYP. |

**21**

**ML66517 Family**

User's Manual

First Edition:     April 1999
Second Edition:  October 1999