

Freescale Semiconductor

Data Sheet: Technical Data

Document Number: MP3H6115A
Rev 6, 02/2014

High Temperature Accuracy Integrated Silicon Pressure Sensor for Measuring Absolute Pressure, On-Chip Signal Conditioned, Temperature Compensated and Calibrated

MP3H6115A
15 to 115 kPa (2.2 to 16.7 psi)
0.12 to 2.8 V Output

Freescale's MP3H6115A sensor integrates on-chip, bipolar op amp circuitry and thin film resistor networks to provide a high output signal and temperature compensation. The small form factor and high reliability of on-chip integration make the Freescale pressure sensor a logical and economical choice for the system designer.

The MP3H6115A piezoresistive transducer is a state-of-the-art, monolithic, signal conditioned, silicon pressure sensor. This sensor combines advanced micromachining techniques, thin film metallization, and bipolar semiconductor processing to provide an accurate, high level analog output signal that is proportional to applied pressure.

Features


- Improved Accuracy at High Temperature
- Available in Super Small Outline Package
- 1.5% Maximum Error over 0° to 85°C
- Ideally suited for Microprocessor or Microcontroller-Based Systems
- Temperature Compensated from -40° to +125°C
- Durable Thermoplastic (PPS) Surface Mount Package

Application Examples

- Aviation Altimeters
- Industrial Controls
- Engine Control/Manifold Absolute Pressure (MAP)
- Weather Station and Weather Reporting Device Barometers

ORDERING INFORMATION									
Device Name	Packaging Option	Case No.	# of Ports			Pressure Type			Device Marking
			None	Single	Dual	Gauge	Differential	Absolute	
Super Small Outline Package									
MP3H6115AC6U	Rail	1317A		•				•	MP3H6115A
MP3H6115AC6T1	Tape & Reel	1317A		•				•	MP3H6115A

SUPER SMALL OUTLINE PACKAGE



MP3H6115AC6U/T1
CASE 1317A-04

Pin Descriptions

Table 1. Pin Descriptions

Pin #	Pin Name	Description
1	N/C	Do not connect
2	V _S	Supply Voltage
3	GND	Ground
4	V _{OUT}	Output Voltage
5	N/C	Do not connect
6	N/C	Do not connect
7	N/C	Do not connect
8	N/C	Do not connect

NOTE: Pins 1, 5, 6, 7, and 8 are internal device connections. Do not connect to external circuitry or ground. Pin 1 is denoted by the chamfered corner of the package.

Operating Characteristics

Table 2. Operating Characteristics

(V_S = 3.0 Vdc, T_A = 25°C unless otherwise noted, P1 > P2.)

Characteristic	Symbol	Min	Typ	Max	Unit
Pressure Range	P _{OP}	15	—	115	kPa
Supply Voltage ⁽¹⁾	V _S	2.7	3.0	3.3	Vdc
Supply Current	I _o	—	4.0	8.0	mAdc
Minimum Pressure Offset ⁽²⁾ @ V _S = 3.0 Volts	V _{off}	0.079	0.12	0.161	Vdc
Full Scale Output ⁽³⁾ @ V _S = 3.0 Volts	V _{FSSO}	2.780	2.82	2.861	Vdc
Full Scale Span ⁽⁴⁾ @ V _S = 3.0 Volts	V _{FSS}	2.660	2.70	2.741	Vdc
Accuracy	—	—	—	±1.5	%V _{FSS}
Sensitivity	V/P	—	27	—	mV/kPa
Response Time ⁽⁵⁾	t _R	—	1.0	—	ms
Warm-Up Time ⁽⁶⁾	—	—	20	—	ms
Offset Stability ⁽⁷⁾	—	—	±0.25	—	%V _{FSS}

1. Device is ratiometric within this specified excitation range.
2. Offset (V_{off}) is defined as the output voltage at the minimum rated pressure.
3. Full Scale Output (V_{FSSO}) is defined as the output voltage at the maximum or full rated pressure.
4. Full Scale Span (V_{FSS}) is defined as the algebraic difference between the output voltage at full rated pressure and the output voltage at the minimum rated pressure.
5. Response Time is defined as the time for the incremental change in the output to go from 10% to 90% of its final value when subjected to a specified step change in pressure.
6. Warm-up Time is defined as the time required for the product to meet the specified output voltage after the pressure has been stabilized.
7. Offset Stability is the product's output deviation when subjected to 1000 cycles of Pulsed Pressure, Temperature Cycling with Bias Test.

Maximum Ratings

Table 3. Maximum Ratings⁽¹⁾

Parametrics	Symbol	Value	Units
Maximum Pressure (P1 > P2)	P_{max}	400	kPa
Storage Temperature	T_{stg}	-40° to +125°	°C
Operating Temperature	T_A	-40° to +125°	°C
Output Source Current @ Full Scale Output ⁽²⁾	I_{o+}	0.5	mAdc
Output Sink Current @ Minimum Pressure Offset ⁽²⁾	I_{o-}	-0.5	mAdc

1. Exposure beyond the specified limits may cause permanent damage or degradation to the device.
2. Maximum Output Current is controlled by effective impedance from V_{out} to Gnd or V_{out} to V_S in the application circuit.

Figure 1 shows a block diagram of the internal circuitry integrated on a pressure sensor chip.




Figure 1. Fully Integrated Pressure Sensor Schematic

On-chip Temperature Compensation and Calibration

Figure 2 illustrates the absolute sensing chip in the basic Super Small Outline chip carrier (Case 1317).

Figure 3 shows a typical application circuit (output source current operation).

Figure 4 shows the sensor output signal relative to pressure input. Typical minimum and maximum output curves are shown for operation over 0 to 85°C temperature range. The output will saturate outside of the rated pressure range.

A fluorosilicone gel isolates the die surface and wire bonds from the environment, while allowing the pressure signal to be transmitted to the silicon diaphragm. The MP3H6115A pressure sensor operating characteristics, internal reliability and qualification tests are based on use of dry air as the pressure media. Media other than dry air may have adverse effects on sensor performance and long-term reliability. Contact the factory for information regarding media compatibility in your application.




Figure 2. Cross Sectional Diagram SSOP (not to scale)




Figure 3. Typical Application Circuit (Output Source Current Operation)





Figure 4. Output versus Absolute Pressure

Transfer Function (MP3H6115A)


Normal Transfer Value: $V_{OUT} = V_S \times (0.009 \times P - 0.095)$
 $\pm (\text{Pressure Error} \times \text{Temp. Factor} \times 0.009 \times V_S)$
 $V_S = 3.0 \pm 0.3 V_{DC}$

Temperature Error Band



NOTE: The Temperature Multiplier is a linear response from 0 C to -40 C and from 85 C to 125 C

Pressure Error Band



MINIMUM RECOMMENDED FOOTPRINT FOR SMALL AND SUPER SMALL PACKAGES

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor package must be the correct size to ensure proper solder connection interface between the board and the package. With the correct pad geometry, the packages will self-align when subjected to a

solder reflow process. It is always recommended to fabricate boards with a solder mask layer to avoid bridging and/or shorting between solder pads, especially on tight tolerances and/or tight layouts.





Figure 5. SSOP Footprint (Case 1317A)

PACKAGE DIMENSIONS



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE	PRINT VERSION NOT TO SCALE
TITLE: 8 LD, PORTED SSOP		DOCUMENT NO: 98ARH99089A REV: G
		STANDARD: NON-JEDEC
		09 NOV 2012

**CASE 1317A-04
ISSUE G
SUPER SMALL OUTLINE PACKAGE**

MP3H6115A

PACKAGE DIMENSIONS

NOTES:

1. ALL DIMENSIONS IN INCHES.
2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
3. DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
MOLD FLASH OR PROTRUSION SHALL NOT EXCEED .006 INCHES PER SIDE.
4. ALL VERTICAL SURFACES TO BE 5° MAXIMUM.
5. DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION.
ALLOWABLE DAMBAR PROTRUSION SHALL BE .008 INCHES MAXIMUM.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE	PRINT VERSION NOT TO SCALE
TITLE: 8 LD, PORTED SSOP		DOCUMENT NO: 98ARH99089A REV: G
		STANDARD: NON-JEDEC
		09 NOV 2012

**CASE 1317A-04
ISSUE G
SUPER SMALL OUTLINE PACKAGE**

MP3H6115A

Revision History

Revision number	Revision date	Description of changes
5.1	05/2012	• Updated Package Drawing 98ARH99066A was Rev. F, updated to Rev. H.
6	02/2014	• Removed non-ported part numbers, MP3H6115A6U and MP3H6115A6T1 and any references to the device. Removed package outline. Updated Package Drawing 98ARH99089A was Rev. D, updated to Rev. G.

How to Reach Us:

Home Page:

freescale.com

Web Support:

freescale.com/support

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/salestermsandconditions.

Freescale, and the Freescale logo are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners.

© 2014 Freescale Semiconductor, Inc.

Document Number: MP3H6115A

Rev. 6.0

02/2014

