


# MONOLITHIC 5-TAP FIXED DELAY LINE (SERIES 3D7105)




## FEATURES

- All-silicon, low-power CMOS technology
- TTL/CMOS compatible inputs and outputs
- Vapor phase, IR and wave solderable
- Auto-insertable (DIP pkg.)
- Low ground bounce noise
- Leading- and trailing-edge accuracy
- **Delay range:** .75 through 80ns
- **Delay tolerance:** 5% or 1ns
- **Temperature stability:**  $\pm 3\%$  typical (0C-70C)
- **Vdd stability:**  $\pm 1\%$  typical (4.75V-5.25V)
- **Minimum input pulse width:** 30% of total delay
- 14-pin DIP and 16-pin SOIC available as drop-in replacements for hybrid delay lines



## PACKAGES



## FUNCTIONAL DESCRIPTION

The 3D7105 5-Tap Delay Line product family consists of fixed-delay CMOS integrated circuits. Each package contains a single delay line, tapped and buffered at 5 points spaced uniformly in time. Tap-to-tap (incremental) delay values can range from 0.75ns through 8.0ns. The input is reproduced at the outputs without inversion, shifted in time as per the user-specified dash number. The 3D7105 is TTL- and CMOS-compatible, capable of driving ten 74LS-type loads, and features both rising- and falling-edge accuracy.

The all-CMOS 3D7105 integrated circuit has been designed as a reliable, economic alternative to hybrid TTL fixed delay lines. It is offered in a standard 8-pin auto-insertable DIP and a space saving surface mount 8-pin SOIC.

## PIN DESCRIPTIONS

IN	Delay Line Input
O1	Tap 1 Output (10%)
O2	Tap 2 Output (20%)
O3	Tap 3 Output (30%)
O4	Tap 4 Output (40%)
O5	Tap 5 Output (50%)
VCC	+5 Volts
GND	Ground
N/C	No Connection

TABLE 1: PART NUMBER SPECIFICATIONS

PART NUMBER				TOLERANCES		INPUT RESTRICTIONS			
DIP-8 3D7105M 3D7105H	SOIC-8 3D7105Z	DIP-14 3D7105	SOIC-16 3D7105G 3D7105K	TOTAL DELAY (ns)	TAP-TAP DELAY (ns)	Max Operating Frequency	Absolute Max Oper. Freq.	Min Operating Pulse Width	Absolute Min Oper. P.W.
.75	.75	.75	.75	$3.0 \pm 1.0^*$	$0.75 \pm 0.4$	41.7 MHz	166.7 MHz	12.0 ns	3.00 ns
-1	-1	-1	-1	$4.0 \pm 1.0^*$	$1.0 \pm 0.5$	37.0 MHz	166.7 MHz	13.5 ns	3.00 ns
-1.5	-1.5	-1.5	-1.5	$6.0 \pm 1.0^*$	$1.5 \pm 0.7$	30.3 MHz	166.7 MHz	16.5 ns	3.00 ns
-2	-2	-2	-2	$8.0 \pm 1.0^*$	$2.0 \pm 0.8$	25.6 MHz	166.7 MHz	19.5 ns	3.00 ns
-2.5	-2.5	-2.5	-2.5	$10.0 \pm 1.0^*$	$2.5 \pm 1.0$	22.2 MHz	133.3 MHz	22.5 ns	3.75 ns
-4	-4	-4	-4	$16.0 \pm 1.0^*$	$4.0 \pm 1.3$	15.9 MHz	83.3 MHz	31.5 ns	6.00 ns
-5	-5	-5	-5	$25.0 \pm 1.3$	$5.0 \pm 1.5$	13.3 MHz	66.7 MHz	37.5 ns	7.50 ns
-8	-8	-8	-8	$40.0 \pm 2.0$	$8.0 \pm 1.5$	9.52 MHz	41.7 MHz	52.5 ns	12.0 ns

\* Total delay referenced to Tap1 output; Input-to-Tap1 =  $5.0\text{ns} \pm 1.0\text{ns}$

NOTE: Any dash number between .75 and 8 not shown is also available.

©1996 Data Delay Devices

## APPLICATION NOTES

### OPERATIONAL DESCRIPTION

The 3D7105 five-tap delay line architecture is shown in Figure 1. The delay line is composed of a number of delay cells connected in series. Each delay cell produces at its output a replica of the signal present at its input, shifted in time. The delay cells are matched and share the same compensation signals, which minimizes tap-to-tap delay deviations over temperature and supply voltage variations.

### INPUT SIGNAL CHARACTERISTICS

The Frequency and/or Pulse Width (high or low) of operation may adversely impact the specified delay accuracy of the particular device. The reasons for the dependency of the output delay accuracy on the input signal characteristics are varied and complex. Therefore a **Maximum** and an **Absolute Maximum** operating input frequency and a **Minimum** and an **Absolute Minimum** operating pulse width have been specified.

### OPERATING FREQUENCY

The **Absolute Maximum Operating Frequency** specification, tabulated in **Table 1**, determines the highest frequency of the delay line input signal that can be reproduced, shifted in time at the device output, with acceptable duty cycle distortion.

The **Maximum Operating Frequency** specification determines the highest frequency of the delay line input signal for which the output delay accuracy is guaranteed.

To guarantee the **Table 1** delay accuracy for input frequencies higher than the **Maximum Operating Frequency**, the 3D7105 must be tested at the user operating frequency. Therefore, to facilitate production and device identification, **the part number will include a custom reference designator** identifying the intended frequency of operation. The programmed delay accuracy of the device is guaranteed, therefore, only at the user specified input frequency. Small input frequency variation about the selected frequency will only marginally impact the programmed delay accuracy, if at all. **Nevertheless, it is strongly recommended that the engineering staff at DATA DELAY DEVICES be consulted.**

### OPERATING PULSE WIDTH

The **Absolute Minimum Operating Pulse Width** (high or low) specification, tabulated in **Table 1**, determines the smallest Pulse Width of the delay line input signal that can be reproduced, shifted in time at the device output, with acceptable pulse width distortion.

The **Minimum Operating Pulse Width** (high or low) specification determines the smallest Pulse Width of the delay line input signal for which the output delay accuracy tabulated in **Table 1** is guaranteed.

To guarantee the **Table 1** delay accuracy for input pulse width smaller than the **Minimum Operating Pulse Width**, the 3D7105 must be tested at the user operating pulse width. Therefore, to facilitate production and device identification, **the part number will include a**




Figure 1: 3D7105 Functional Diagram

---

## APPLICATION NOTES (CONT'D)

**custom reference designator** identifying the intended frequency and duty cycle of operation. The programmed delay accuracy of the device is guaranteed, therefore, only for the user specified input characteristics. Small input pulse width variation about the selected pulse width will only marginally impact the programmed delay accuracy, if at all. **Nevertheless, it is strongly recommended that the engineering staff at DATA DELAY DEVICES be consulted.**

### POWER SUPPLY AND TEMPERATURE CONSIDERATIONS

The delay of CMOS integrated circuits is strongly dependent on power supply and temperature. The monolithic 3D7105 programmable delay line utilizes novel and innovative compensation

circuitry to minimize the delay variations induced by fluctuations in power supply and/or temperature.

The **thermal coefficient** is reduced to **600 PPM/C**, which is equivalent to a variation , over the 0C-70C operating range, of **±3%** from the room-temperature delay settings and/or **1.0ns**, whichever is greater. The **power supply coefficient** is reduced, over the 4.75V-5.25V operating range, to **±1%** of the delay settings at the nominal 5.0VDC power supply and/or **1.5ns**, whichever is greater. **It is essential that the power supply pin be adequately bypassed and filtered. In addition, the power bus should be of as low an impedance construction as possible. Power planes are preferred.**

---

## DEVICE SPECIFICATIONS

**TABLE 2: ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
DC Supply Voltage	V <sub>DD</sub>	-0.3	7.0	V	
Input Pin Voltage	V <sub>IN</sub>	-0.3	V <sub>DD</sub> +0.3	V	
Input Pin Current	I <sub>IN</sub>	-1.0	1.0	mA	25C
Storage Temperature	T <sub>STRG</sub>	-55	150	C	
Lead Temperature	T <sub>LEAD</sub>		300	C	10 sec

**TABLE 3: DC ELECTRICAL CHARACTERISTICS**  
(0C to 70C, 4.75V to 5.25V)

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Static Supply Current*	I <sub>DD</sub>		30	mA	
High Level Input Voltage	V <sub>IH</sub>	2.0		V	
Low Level Input Voltage	V <sub>IL</sub>		0.8	V	
High Level Input Current	I <sub>IH</sub>		1	μA	V <sub>IH</sub> = V <sub>DD</sub>
Low Level Input Current	I <sub>IL</sub>		1	μA	V <sub>IL</sub> = 0V
High Level Output Current	I <sub>OH</sub>	-4.0		mA	V <sub>DD</sub> = 4.75V V <sub>OH</sub> = 2.4V
Low Level Output Current	I <sub>OL</sub>	4.0		mA	V <sub>DD</sub> = 4.75V V <sub>OL</sub> = 0.4V
Output Rise & Fall Time	T <sub>R</sub> & T <sub>F</sub>		2	ns	C <sub>LD</sub> = 5 pf

\*I<sub>DD</sub>(Dynamic) = 5 \* C<sub>LD</sub> \* V<sub>DD</sub> \* F  
where: C<sub>LD</sub> = Average capacitance load/tap (pf)  
F = Input frequency (GHz)


Input Capacitance = 10 pf typical  
Output Load Capacitance (C<sub>LD</sub>) = 25 pf max

# SILICON DELAY LINE AUTOMATED TESTING

## TEST CONDITIONS

**INPUT:**
**Ambient Temperature:**  $25^\circ\text{C} \pm 3^\circ\text{C}$ 
**Supply Voltage (Vcc):**  $5.0\text{V} \pm 0.1\text{V}$ 
**Input Pulse:**  
High =  $3.0\text{V} \pm 0.1\text{V}$   
Low =  $0.0\text{V} \pm 0.1\text{V}$ 
**Source Impedance:**  $50\Omega$  Max.

**Rise/Fall Time:** 3.0 ns Max. (measured between  $0.6\text{V}$  and  $2.4\text{V}$ )

**Pulse Width:**  $\text{PW}_{\text{IN}} = 1.25 \times \text{Total Delay}$   
**Period:**  $\text{PER}_{\text{IN}} = 2.5 \times \text{Total Delay}$ 
**OUTPUT:**
 **$R_{\text{load}}$ :**  $10\text{K}\Omega \pm 10\%$ 
 **$C_{\text{load}}$ :**  $5\text{pf} \pm 10\%$ 
**Threshold:** 1.5V (Rising & Falling)


**NOTE:** The above conditions are for test only and do not in any way restrict the operation of the device.




Figure 2: Test Setup




Figure 3: Timing Diagram

SUNSTAR 商斯达实业集团是集研发、生产、工程、销售、代理经销、技术咨询、信息服务等为一体的高科技企业，是专业高科技电子产品生产厂家，是具有 10 多年历史的专业电子元器件供应商，是中国最早和最大的仓储式连锁规模经营大型综合电子零部件代理分销商之一，是一家专业代理和分销世界各大品牌 IC 芯片和电子元器件的连锁经营综合性国际公司，专业经营进口、国产名厂名牌电子元件，型号、种类齐全。在香港、北京、深圳、上海、西安、成都等全国主要电子市场设有直属分公司和产品展示展销窗口门市部专卖店及代理分销商，已在全国范围内建成强大统一的供货和代理分销网络。我们专业代理经销、开发生产电子元器件、集成电路、传感器、微波光电元器件、工控机/DOC/DOM 电子盘、专用电路、单片机开发、MCU/DSP/ARM/FPGA 软件硬件、二极管、三极管、模块等，是您可靠的一站式现货配套供应商、方案提供商、部件功能模块开发配套商。商斯达实业公司拥有庞大的资料库，有数位毕业于著名高校——有中国电子工业摇篮之称的西安电子科技大学（西军电）并长期从事国防尖端科技研究的高级工程师为您精挑细选、量身订做各种高科技电子元器件，并解决各种技术问题。

微波光电部专业代理经销高频、微波、光纤、光电元器件、组件、部件、模块、整机；电磁兼容元器件、材料、设备；微波 CAD、EDA 软件、开发测试仿真工具；微波、光纤仪器仪表。欢迎国外高科技微波、光纤厂商将优秀产品介绍到中国、共同开拓市场。长期大量现货专业批发高频、微波、卫星、光纤、电视、CATV 器件：晶振、VCO、连接器、PIN 开关、变容二极管、开关二极管、低噪晶体管、功率电阻及电容、放大器、功率管、MMIC、混频器、耦合器、功分器、振荡器、合成器、衰减器、滤波器、隔离器、环行器、移相器、调制解调器；光电子元器件和组件：红外发射管、红外接收管、光电开关、光敏管、发光二极管和发光二极管组件、半导体激光二极管和激光器组件、光电探测器和光接收组件、光发射接收模块、光纤激光器和光放大器、光调制器、光开关、DWDM 用光发射和接收器件、用户接入系统光光收发器件与模块、光纤连接器、光纤跳线/尾纤、光衰减器、光纤适配器、光隔离器、光耦合器、光环行器、光复用器/转换器；无线收发芯片和模组、蓝牙芯片和模组。

更多产品请看本公司产品专用销售网站：

商斯达中国传感器科技信息网：<http://www.sensor-ic.com/>

商斯达工控安防网：<http://www.pc-ps.net/>

商斯达电子元器件网：<http://www.sunstare.com/>

商斯达微波光电产品网：<HTTP://www.rfoe.net/>

商斯达消费电子产品网：<http://www.icasic.com/>

商斯达实业科技产品网：<http://www.sunstars.cn/> 微波元器件销售热线：

地址：深圳市福田区福华路福庆街鸿图大厦 1602 室

电话：0755-82884100 83397033 83396822 83398585

传真：0755-83376182 (0) 13823648918 MSN：[SUNS8888@hotmail.com](mailto:SUNS8888@hotmail.com)

邮编：518033 E-mail：[szss20@163.com](mailto:szss20@163.com) QQ：195847376

深圳赛格展销部：深圳华强北路赛格电子市场 2583 号 电话：0755-83665529 25059422

技术支持：0755-83394033 13501568376

欢迎索取免费详细资料、设计指南和光盘；产品凡多，未能尽录，欢迎来电查询。

北京分公司：北京海淀区知春路 132 号中发电子大厦 3097 号

TEL：010-81159046 82615020 13501189838 FAX：010-62543996

上海分公司：上海市北京东路 668 号上海赛格电子市场 D125 号

TEL：021-28311762 56703037 13701955389 FAX：021-56703037

西安分公司：西安高新区 20 所(中国电子科技集团导航技术研究所)

西安劳动南路 88 号电子商城二楼 D23 号

TEL：029-81022619 13072977981 FAX:029-88789382