

4-BIT PROGRAMMABLE DELAY LINE (SERIES PDU14F)



FEATURES

- Digitally programmable in 16 delay steps
- Monotonic delay-versus-address variation
- Two separate outputs: inverting & non-inverting
- Precise and stable delays
- Input & outputs fully TTL interfaced & buffered
- 10 T²L fan-out capability
- Fits standard 24-pin DIP socket
- Auto-insertable

PACKAGES

OUT/	1	24	VCC	
OUT	2	23	A0	
EN/	3	22	A1	PDU14F-xx DIP
GND	4	21	A2	PDU14F-xxA4 Gull-Wing
N/C	5	20	VCC	PDU14F-xxB4 J-Lead
IN	6	19	N/C	PDU14F-xxM Military DIP
N/C	7	18	N/C	PDU14F-xxMC4 Military Gull-Wing
GND	8	17	N/C	
N/C	9	16	VCC	
N/C	10	15	A3	
EN/	11	14	N/C	
GND	12	13	N/C	

FUNCTIONAL DESCRIPTION

The PDU14F-series device is a 4-bit digitally programmable delay line. The delay, TD_A , from the input pin (IN) to the output pins (OUT, OUT/) depends on the address code (A3-A0) according to the following formula:

$$TD_A = TD_0 + T_{INC} * A$$

where A is the address code, T_{INC} is the incremental delay of the device, and TD_0 is the inherent delay of the device. The incremental delay is specified by the dash number of the device and can range from 0.5ns through 100ns, inclusively. The enable pins (EN/) are held LOW during normal operation. These pins must always be in the same state and may be tied together externally. When these signals are brought HIGH, OUT and OUT/ are forced into LOW and HIGH states, respectively. The address is not latched and must remain asserted during normal operation.

PIN DESCRIPTIONS

IN	Delay Line Input
OUT	Non-inverted Output
OUT/	Inverted Output
A0-A3	Address Bits
EN/	Output Enable
VCC	+5 Volts
GND	Ground

SERIES SPECIFICATIONS

- **Total programmed delay tolerance:** 5% or 1ns, whichever is greater
- **Inherent delay (TD_0):** 9ns typical (OUT)
8ns typical (OUT/)
- **Setup time and propagation delay:**
Address to input setup (T_{AIS}): 5ns
Disable to output delay (T_{DISO}): 6ns typ. (OUT)
- **Operating temperature:** 0° to 70° C
- **Temperature coefficient:** 100PPM/°C (excludes TD_0)
- **Supply voltage V_{CC} :** 5VDC \pm 5%
- **Supply current:** $I_{CCH} = 74\text{ma}$
 $I_{CCL} = 30\text{ma}$
- **Minimum pulse width:** 10% of total delay

DASH NUMBER SPECIFICATIONS

Part Number	Incremental Delay Per Step (ns)	Total Delay Change (ns)
PDU14F-.5	.5 \pm .3	7.5 \pm 1.0
PDU14F-1	1 \pm .5	15 \pm 1.0
PDU14F-2	2 \pm .5	30 \pm 1.5
PDU14F-3	3 \pm 1.0	45 \pm 2.3
PDU14F-4	4 \pm 1.0	60 \pm 3.0
PDU14F-5	5 \pm 1.0	75 \pm 3.8
PDU14F-10	10 \pm 1.5	150 \pm 7.5
PDU14F-15	15 \pm 1.5	225 \pm 11.3
PDU14F-20	20 \pm 2.0	300 \pm 15.0
PDU14F-30	30 \pm 3.0	450 \pm 22.5
PDU14F-40	40 \pm 4.0	600 \pm 30.0
PDU14F-50	50 \pm 5.0	750 \pm 37.5
PDU14F-100	100 \pm 10.0	1,500 \pm 75.0

NOTE: Any dash number between .5 and 100 not shown is also available.

©1997 Data Delay Devices

APPLICATION NOTES

ADDRESS UPDATE

The PDU14F is a memory device. As such, special precautions must be taken when changing the delay address in order to prevent spurious output signals. The timing restrictions are shown in Figure 1.

After the last signal edge to be delayed has appeared on the OUT pin, a minimum time, T_{OAX} , is required before the address lines can change. This time is given by the following relation:

$$T_{OAX} = \max \{ (A_i - A_{i-1}) * T_{INC}, 0 \}$$

where A_{i-1} and A_i are the old and new address codes, respectively. Violation of this constraint may, depending on the history of the input signal, cause spurious signals to appear on the OUT pin. The possibility of spurious signals persists until the required T_{OAX} has elapsed.

A similar situation occurs when using the EN/ signal to disable the output while IN is active. In this case, the unit must be held in the disabled state until the device is able to "clear" itself. This is achieved by holding the EN/ signal high and the IN signal low for a time given by:

$$T_{DISH} = A_i * T_{INC}$$

Violation of this constraint may, depending on the history of the input signal, cause spurious signals to appear on the OUT pin. The

possibility of spurious signals persists until the required T_{DISH} has elapsed.

INPUT RESTRICTIONS

There are three types of restrictions on input pulse width and period listed in the **AC Characteristics** table. The **recommended** conditions are those for which the delay tolerance specifications and monotonicity are guaranteed. The **suggested** conditions are those for which signals will propagate through the unit without significant distortion. The **absolute** conditions are those for which the unit will produce some type of output for a given input.

When operating the unit between the recommended and absolute conditions, the delays may deviate from their values at low frequency. However, these deviations will remain constant from pulse to pulse if the input pulse width and period remain fixed. In other words, the delay of the unit exhibits frequency and pulse width dependence when operated beyond the recommended conditions. Please consult the technical staff at Data Delay Devices if your application has specific high-frequency requirements.

Please note that the increment tolerances listed represent a design goal. Although most delay increments will fall within tolerance, they are not guaranteed throughout the address range of the unit. Monotonicity is, however, guaranteed over all addresses.




Figure 1: Timing Diagram

DEVICE SPECIFICATIONS

TABLE 1: AC CHARACTERISTICS

PARAMETER		SYMBOL	MIN	TYP	UNITS
Total Programmable Delay		TD_T		15	T_{INC}
Inherent Delay		TD_0		9.0	ns
Output Skew		T_{SKEW}		1.5	ns
Disable to Output Low Delay		T_{DISO}		6.0	ns
Address to Enable Setup Time		T_{AENS}	2.0		ns
Address to Input Setup Time		T_{AIS}	5.0		ns
Enable to Input Setup Time		T_{ENIS}	2.5		ns
Output to Address Change		T_{OAX}	See Text		
Disable Hold Time		T_{DISH}	See Text		
Input Period	Absolute	PER_{IN}	20		% of TD_T
	Suggested	PER_{IN}	40		% of TD_T
	Recommended	PER_{IN}	200		% of TD_T
Input Pulse Width	Absolute	PW_{IN}	10		% of TD_T
	Suggested	PW_{IN}	20		% of TD_T
	Recommended	PW_{IN}	100		% of TD_T

TABLE 2: ABSOLUTE MAXIMUM RATINGS


PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
DC Supply Voltage	V_{CC}	-0.3	7.0	V	
Input Pin Voltage	V_{IN}	-0.3	$V_{DD}+0.3$	V	
Storage Temperature	T_{STRG}	-55	150	C	
Lead Temperature	T_{LEAD}		300	C	10 sec

TABLE 3: DC ELECTRICAL CHARACTERISTICS


(0C to 70C, 4.75V to 5.25V)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
High Level Output Voltage	V_{OH}	2.5	3.4		V	$V_{CC} = \text{MIN}, I_{OH} = \text{MAX}$ $V_{IH} = \text{MIN}, V_{IL} = \text{MAX}$
Low Level Output Voltage	V_{OL}		0.35	0.5	V	$V_{CC} = \text{MIN}, I_{OL} = \text{MAX}$ $V_{IH} = \text{MIN}, V_{IL} = \text{MAX}$
High Level Output Current	I_{OH}			-1.0	mA	
Low Level Output Current	I_{OL}			20.0	mA	
High Level Input Voltage	V_{IH}	2.0			V	
Low Level Input Voltage	V_{IL}			0.8	V	
Input Clamp Voltage	V_{IK}			-1.2	V	$V_{CC} = \text{MIN}, I_I = I_{IK}$
Input Current at Maximum Input Voltage	I_{IHH}			0.1	mA	$V_{CC} = \text{MAX}, V_I = 7.0V$
High Level Input Current	I_{IH}			20	μA	$V_{CC} = \text{MAX}, V_I = 2.7V$
Low Level Input Current	I_{IL}			-0.6	mA	$V_{CC} = \text{MAX}, V_I = 0.5V$
Short-circuit Output Current	I_{OS}	-60		-150	mA	$V_{CC} = \text{MAX}$
Output High Fan-out				25	Unit	
Output Low Fan-out				12.5	Load	


PACKAGE DIMENSIONS




Commercial DIP (PDU14F-xx)




Commercial Gull-Wing (PDU14F-xxA4)



Commercial J-Lead (PDU14F-xxB4)



Military DIP (PDU14F-xxM)



Military Gull-Wing (PDU14F-xxMC4)

DELAY LINE AUTOMATED TESTING

TEST CONDITIONS


INPUT:

Ambient Temperature: $25^{\circ}\text{C} \pm 3^{\circ}\text{C}$
Supply Voltage (Vcc): $5.0\text{V} \pm 0.1\text{V}$
Input Pulse: High = $3.0\text{V} \pm 0.1\text{V}$
 Low = $0.0\text{V} \pm 0.1\text{V}$
Source Impedance: 50Ω Max.
Rise/Fall Time: 3.0 ns Max. (measured
 between 0.6V and 2.4V)
Pulse Width: $PW_{IN} = 1.5 \times \text{Total Delay}$
Period: $PER_{IN} = 4.5 \times \text{Total Delay}$


OUTPUT:

Load: 1 FAST-TTL Gate
 C_{load} : $5\text{pf} \pm 10\%$
Threshold: 1.5V (Rising & Falling)

NOTE: The above conditions are for test only and do not in any way restrict the operation of the device.



Test Setup



Timing Diagram For Testing

SUNSTAR 商斯达实业集团是集研发、生产、工程、销售、代理经销、技术咨询、信息服务等为一体的高科技企业，是专业高科技电子产品生产厂家，是具有 10 多年历史的专业电子元器件供应商，是中国最早和最大的仓储式连锁规模经营大型综合电子零部件代理分销商之一，是一家专业代理和分销世界各大品牌 IC 芯片和电子元器件的连锁经营综合性国际公司，专业经营进口、国产名厂名牌电子元件，型号、种类齐全。在香港、北京、深圳、上海、西安、成都等全国主要电子市场设有直属分公司和产品展示展销窗口门市部专卖店及代理分销商，已在全国范围内建成强大统一的供货和代理分销网络。我们专业代理经销、开发生产电子元器件、集成电路、传感器、微波光电元器件、工控机/DOC/DOM 电子盘、专用电路、单片机开发、MCU/DSP/ARM/FPGA 软件硬件、二极管、三极管、模块等，是您可靠的一站式现货配套供应商、方案提供商、部件功能模块开发配套商。商斯达实业公司拥有庞大的资料库，有数位毕业于著名高校——有中国电子工业摇篮之称的西安电子科技大学（西军电）并长期从事国防尖端科技研究的高级工程师为您精挑细选、量身订做各种高科技电子元器件，并解决各种技术问题。

微波光电部专业代理经销高频、微波、光纤、光电元器件、组件、部件、模块、整机；电磁兼容元器件、材料、设备；微波 CAD、EDA 软件、开发测试仿真工具；微波、光纤仪器仪表。欢迎国外高科技微波、光纤厂商将优秀产品介绍到中国、共同开拓市场。长期大量现货专业批发高频、微波、卫星、光纤、电视、CATV 器件：晶振、VCO、连接器、PIN 开关、变容二极管、开关二极管、低噪晶体管、功率电阻及电容、放大器、功率管、MMIC、混频器、耦合器、功分器、振荡器、合成器、衰减器、滤波器、隔离器、环行器、移相器、调制解调器；光电子器件和组件：红外发射管、红外接收管、光电开关、光敏管、发光二极管和发光二极管组件、半导体激光二极管和激光器组件、光电探测器和光接收组件、光发射接收模块、光纤激光器和光放大器、光调制器、光开关、DWDM 用光发射和接收器件、用户接入系统光收发器件与模块、光纤连接器、光纤跳线/尾纤、光衰减器、光纤适配器、光隔离器、光耦合器、光环行器、光复用器/转换器；无线收发芯片和模组、蓝牙芯片和模组。

更多产品请看本公司产品专用销售网站：

商斯达中国传感器科技信息网：<http://www.sensor-ic.com/>

商斯达工控安防网：<http://www.pc-ps.net/>

商斯达电子元器件网：<http://www.sunstare.com/>

商斯达微波光电产品网：[HTTP://www.rfoe.net/](http://www.rfoe.net/)

商斯达消费电子产品网：<http://www.icasic.com/>

商斯达实业科技产品网：<http://www.sunstars.cn/> 微波元器件销售热线：

地址：深圳市福田区福华路福庆街鸿图大厦 1602 室

电话：0755-82884100 83397033 83396822 83398585

传真：0755-83376182 (0) 13823648918 MSN: SUNS8888@hotmail.com

邮编：518033 E-mail:szss20@163.com QQ: 195847376

深圳赛格展销部：深圳华强北路赛格电子市场 2583 号 电话：0755-83665529 25059422

技术支持：0755-83394033 13501568376

欢迎索取免费详细资料、设计指南和光盘；产品凡多，未能尽录，欢迎来电查询。

北京分公司：北京海淀区知春路 132 号中发电子大厦 3097 号

TEL: 010-81159046 82615020 13501189838 FAX: 010-62543996

上海分公司：上海市北京东路 668 号上海赛格电子市场 D125 号

TEL: 021-28311762 56703037 13701955389 FAX: 021-56703037

西安分公司：西安高新开发区 20 所(中国电子科技集团导航技术研究所)

西安劳动南路 88 号电子商城二楼 D23 号

TEL: 029-81022619 13072977981 FAX:029-88789382