

ACPL-072L

3.3V/5V High Speed CMOS Optocoupler




Data Sheet

Description

Available in SO-8 package style, the ACPL -072L optocoupler utilizes the latest CMOS IC technology to achieve outstanding speed performance of minimum 25MBd data rate and 6ns maximum pulse width distortion.

Basic building blocks of this family of products are a CMOS LED driver IC, a high speed LED and a CMOS detector IC. A CMOS logic input signal controls the LED driver IC, which supplies current to the LED. The detector IC incorporates an integrated photodiode, a high speed transimpedance amplifier, and a voltage comparator with an output driver.

Functional Diagram



* PIN 3 IS THE ANODE OF THE INTERNAL LED AND MUST BE LEFT UNCONNECTED FOR GUARANTEED DATASHEET PERFORMANCE. PIN 7 IS NOT CONNECTED INTERNALLY.

** A 0.1 μ F BYPASS CAPACITOR MUST BE CONNECTED BETWEEN PINS 1 AND 4, AND 5 AND 8.

TRUTH TABLE
(POSITIVE LOGIC)

V_I , INPUT	LED1	V_O , OUTPUT
H	OFF	H
L	ON	L

Features

- Dual voltage operation (3.3V and 5V)
- Allow level shifting functionality
- Support high Speed datarate of 25 MBd
- Wide Temperature Operation
- Totem Pole output and buffer input
- Compatible with CMOS and TTL logic level
- Lower power consumption with 3.3V supply
- Good AC performance with lower pulse width distortion
- Lead-free option available

Specifications


- 3.3V and 5V CMOS Compatibility
- High Speed: DC to 25 MBd
- 6ns max. Pulse Width Distortion
- 40 ns max. Prop. Delay
- 20 ns max. Prop. Delay Skew
- 10 kV/us min. Common Mode Rejection
- -40 to 105 $^{\circ}$ C Temperature Range
- Safety and Regulatory Approvals Pending
UL Recognised
3750V rms for 1 min. per UL1577 for ACPL-072L
CSA Component Acceptance Notice #5
IEC/EN/DIN EN 60747-5-2 for option 060
 $-V_{IORM} = 560 V_{peak}$

Applications

- Digital Fieldbus Isolation: CC-Link, DeviceNet, Profibus, SDS
- Multiplexed Data Transmission
- General Instrument and Data Acquisition
- Computer Peripheral interface
- Microprocessor System Interface

Package Dimensions

ACPL-072L Small Outline SO-8 Package



Device Selection Guide

Small Outline SO-8
ACPL-072L

Ordering Information

Specify Part Number followed by Option Number (if desired)


Example:

ACPL-072L-XXX


- **060 = IEC/EN/DIN EN 60747-5-2.**
- **500 = Tape and Reel Packaging Option.**
- **XXXE = Lead Free Option.**

No Option and Option 300 contain 100 units per tube. Option 500 contains 1500 units per reel. Option data sheets available. Please contact sales representative or authorized distributor.

Solder Reflow Temperature Profile



Recommended Pb-Free IR Profile



NOTES:
THE TIME FROM 25 °C to PEAK TEMPERATURE = 8 MINUTES MAX.

$T_{smax} = 200^{\circ}\text{C}$, $T_{smin} = 150^{\circ}\text{C}$

Regulatory Information

The ACPL-072L is pending approval from the following organizations:

IEC/EN/DIN EN 60747-5-2

Approved under:
IEC 60747-5-2:1997 + A1:2002
EN 60747-5-2:2001 + A1:2002
DIN EN 60747-5-2 (VDE 0884 Teil 2):2003-01.
(option 060 only)

UL

Approved under UL 1577, component recognition program up to VISO = 3750 VRMS. File E55361.

CSA

Approved under CSA Component Acceptance Notice #5, File CA 88324.

IEC/EN/DIN EN 60747-5-2 Insulation Characteristics*

Description	Symbol	Characteristic Option 060	Units
Installation classification per DIN VDE 0110/1.89, Table 1			
for rated mains voltage $\leq 150 V_{rms}$		I - IV	
for rated mains voltage $\leq 300 V_{rms}$		I - III	
Climatic Classification		55/85/21	
Pollution Degree (DIN VDE 0110/1.89)		2	
Maximum Working Insulation Voltage	V_{IORM}	560	V_{peak}
Input to Output Test Voltage, Method b** $V_{IORM} \times 1.875 = V_{PR}$, 100% Production Test with $t_m = 1$ sec, Partial discharge < 5 pC	V_{PR}	1050	V_{peak}
Input to Output Test Voltage, Method a** $V_{IORM} \times 1.5 = V_{PR}$, Try and Sample Test, $t_m = 60$ sec, Partial discharge < 5 pC	V_{PR}	840	V_{peak}
Highest Allowable Overvoltage (Transient Overvoltage $t_{in} = 10$ sec)	V_{IOTM}	4000	V_{peak}
Safety-limiting values - maximum values allowed in the event of a failure, also see Figure 2.			
Case Temperature	T_s	150	$^{\circ}C$
Input Current	$I_{S, INPUT}$	150	mA
Output Power	$P_{S, OUTPUT}$	600	mW
Insulation Resistance at T_s , $V_{IO} = 500$ V	R_{IO}	$> 10^9$	Ω

* Isolation characteristics are guaranteed only within the safety maximum ratings which must be ensured by protective circuits in application. Surface mount classification is class A in accordance with CECC00802.

** Refer to the optocoupler section of the Isolation and Control Components Designer's Catalog, under Product Safety Regulations section IEC/EN/DIN EN 60747-5-2, for a detailed description of Method a and Method b partial discharge test profiles.

Note: These optocouplers are suitable for "safe electrical isolation" only within the safety limit data. Maintenance of the safety data shall be ensured by means of protective circuits.

Note: The surface mount classification is Class A in accordance with CECC 00802.

Insulation and Safety Related Specifications

Parameter	Symbol	ACPL-072L	Units	Conditions
Minimum External Air Gap (Clearance)	L(101)	4.9	mm	Measured from input terminals to output terminals, shortest distance through air.
Minimum External Tracking (Creepage)	L(102)	4.8	mm	Measured from input terminals to output terminals, shortest distance path along body.
Minimum Internal Plastic Gap (Internal Clearance)		0.08	mm	Through insulation distance conductor to conductor, usually the straight line distance thickness between the emitter and detector.
Tracking Resistance (Comparative Tracking Index)	CTI	>175	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group		IIIa		Material Group (DIN VDE 0110, 1/89, Table 1)

All Avago Technologies data sheets report the creepage and clearance inherent to the optocoupler component itself. These dimensions are needed as a starting point for the equipment designer when determining the circuit insulation requirements. However, once mounted on a printed circuit board, minimum creepage and clearance requirements must be met as specified for individual equipment standards. For creepage, the shortest distance path along the surface of a printed circuit board between

the solder fillets of the input and output leads must be considered.

There are recommended techniques such as grooves and ribs which may be used on a printed circuit board to achieve desired creepage and clearances. Creepage and clearance distances will also change depending on factors such as pollution degree and insulation level.

Table1. Absolute Maximum Ratings

Parameter	Symbol	Min.	Max.	Units
Storage Temperature	TS	-55	+125	°C
Ambient Operating Temperature ^[1]	T _A	-40	+105	°C
Supply Voltages	V _{DD1} , V _{DD2}	0	6.0	Volts
Input Voltage	V _I	-0.5	V _{DD1} +0.5	Volts
Output Voltage	V _O	-0.5	V _{DD2} +0.5	Volts
Average Output Current	I _O		5	mA
Lead Solder Temperature		260°C for 10 sec., 1.6 mm below seating plane		
Solder Reflow Temperature Profile		N.A.		

Table 2. Recommended Operating Conditions

Parameter	Symbol	Min.	Max.	Units
Ambient Operating Temperature	T _A	-40	+105	°C
Supply Voltages (3.3V operation)	V _{DD1} , V _{DD2}	3.0	3.6	V
Supply Voltages (5V operation)	V _{DD1} , V _{DD2}	4.5	5.5	V
Logic High Input Voltage	V _{IH}	2.0	V _{DD1}	V
Logic Low Input Voltage	V _{IL}	0.0	0.8	V
Input Signal Rise and Fall Times	t _r , t _f		1.0	ms

Table 3. Electrical Specifications

Test conditions that are not specified can be anywhere within the recommended operating range.

The following specifications cover the following power supply combinations:

($4.5V \leq V_{DD1} \leq 5.5V$, $4.5V \leq V_{DD2} \leq 5.5V$), ($3V \leq V_{DD1} \leq 3.6V$, $3V \leq V_{DD2} \leq 3.6V$),

($4.5V \leq V_{DD1} \leq 5.5V$, $3V \leq V_{DD2} \leq 3.6V$) and ($3V \leq V_{DD1} \leq 3.6V$, $4.5V \leq V_{DD2} \leq 5.5V$).

All typical specifications are at $T_A = +25^\circ C$, $V_{DD1} = V_{DD2} = +3.3V$.

Parameter	Symbol	Min.	Typ.	Max.	Units	Test Conditions
Logic Low Input Supply Current ^[2]	I_{DD1L}		8.8	15	mA	$V_I = 0 V$
Logic High Input Supply Current ^[2]	I_{DD1H}		1.4	5	mA	$V_I = V_{DD1}$
Output Supply Current	I_{DD2L}		4.3	10	mA	
	I_{DD2H}		4.5	10	mA	
Input Current	I_I	-10		10	uA	
Logic High Output Voltage	V_{OH}	2.9	3.3		V	$I_O = -20 \mu A$, $V_I = V_{IH}$
		1.9	2.9		V	$I_O = -4 \text{ mA}$, $V_I = V_{IH}$
Logic Low Output Voltage	V_{OL}	0	0.1		V	$I_O = 20 \mu A$, $V_I = V_{IL}$
			0.35	1.0	V	$I_O = 4 \text{ mA}$, $V_I = V_{IL}$

Table 4. Switching Specifications

Test conditions that are not specified can be anywhere within the recommended operating range.

The following specifications cover the following power supply combinations:

($4.5V \leq V_{DD1} \leq 5.5V$, $4.5V \leq V_{DD2} \leq 5.5V$), ($3V \leq V_{DD1} \leq 3.6V$, $3V \leq V_{DD2} \leq 3.6V$),

($4.5V \leq V_{DD1} \leq 5.5V$, $3V \leq V_{DD2} \leq 3.6V$) and ($3V \leq V_{DD1} \leq 3.6V$, $4.5V \leq V_{DD2} \leq 5.5V$).

All typical specifications are at $T_A = +25^\circ C$, $V_{DD1} = V_{DD2} = +3.3V$.

Parameter	Symbol	Min.	Typ.	Max.	Units	Test Conditions
Propogation Delay Time to Logic Low Output ^[3]	t_{PHL}		23.5	40	ns	$C_L = 15 \text{ pF}$ CMOS Signal Levels
Propogation Delay Time to Logic High Output ^[3]	t_{PLH}		25.5	40	ns	$C_L = 15 \text{ pF}$ CMOS Signal Levels
Pulse Width	t_{PW}	40			ns	$C_L = 15 \text{ pF}$ CMOS Signal Levels
Maximum Data Rate				25	MBd	$C_L = 15 \text{ pF}$ CMOS Signal Levels
Pulse Width Distortion ^[4] $ t_{PHL} - t_{PLH} $	$ PWD $		2	6	ns	$C_L = 15 \text{ pF}$ CMOS Signal Levels
Propagation Delay Skew ^[5]	t_{PSK}			20	ns	$C_L = 15 \text{ pF}$ CMOS Signal Levels
Output Rise Time (10% - 90%)	t_R		9		ns	$C_L = 15 \text{ pF}$ CMOS Signal Levels
Output Fall Time (90% - 10%)	t_F		8		ns	$C_L = 15 \text{ pF}$ CMOS Signal Levels
Common Mode Transient Immunity at Logic High Output ^[6]	$ CM_H $	10	20		kV/us	$V_{CM} = 1000 V$, $T_A = 25^\circ C$, $V_I = V_{DD1}$, $V_O > 0.8 V_{DD1}$
Common Mode Transient Immunity at Logic Low Output ^[6]	$ CM_L $	10	20		kV/us	$V_{CM} = 1000 V$, $T_A = 25^\circ C$, $V_I = 0V$, $V_O > 0.8 V$

Table 5. Package CharacteristicsAll Typical at $T_A = 25^\circ\text{C}$.

Parameter	Symbol	Min.	Typ.	Max.	Units	Test Conditions
Input-Output Momentary With-stand Voltage ^[7,8,9]	V_{ISO}	3750			V rms	RH \leq 50%, t = 1 min, $T_A = 25^\circ\text{C}$
Input-Output Resistance ^[7]	R_{I-O}		10^{12}		Ω	$V_{I-O} = 500\text{ V dc}$
Input-Output Capacitance	C_{I-O}		0.6		pF	f = 1 MHz
Input Capacitance ^[10]	C_I		3.0		pF	
Input IC Junction-to-Case Thermal Resistance	θ_{jci}		160		$^\circ\text{C/W}$	Thermocouple located at center underside of package
Output IC Junction-to-Case Thermal Resistance	θ_{jco}		135		$^\circ\text{C/W}$	
Package Power Dissipation	P_{PD}			150	mW	

Notes:

1. Absolute Maximum ambient operating temperature means the device will not be damaged if operated under these conditions. It does not guarantee functionality.
2. The LED is ON when VI is low and OFF when VI is high.
3. tPHL propagation delay is measured from the 50% level on the falling edge of the VI signal to the 50% level of the falling edge of the VO signal. tPLH propagation delay is measured from the 50% level on the rising edge of the VI signal to the 50% level of the rising edge of the VO signal.
4. PWD is defined as |tPHL - tPLH|. %PWD (percent pulse width distortion) is equal to the PWD divided by pulse width.
5. tPSK is equal to the magnitude of the worst case difference in tPHL and/or tPLH that will be seen between units at any given temperature within the recommended operating conditions.
6. CMH is the maximum common mode voltage slew rate that can be sustained while maintaining $VO > 0.8 V_{DD2}$. CML is the maximum common mode voltage slew rate that can be sustained while maintaining $VO < 0.8\text{ V}$. The common mode voltage slew rates apply to both rising and falling common mode voltage edges.
7. Device considered a two-terminal device: pins 1, 2, 3, and 4 shorted together and pins 5, 6, 7, and 8 shorted together.
8. In accordance with UL1577, each ACPL-072L is proof tested by applying an insulation test voltage ³ 3000 VRMS for 1 second (leakage detection current limit, II-O $\leq 5\text{ mA}$). Each ACPL-772L is proof tested by applying an insulation test voltage ³ 4500 Vrms for 1 second (leakage detection current limit, II-O $\leq 5\text{ mA}$.)
9. The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output continuous voltage rating. For the continuous voltage rating refer to your equipment level safety specification or Avago Technologies Application Note 1074 entitled "Optocoupler Input-Output Endurance Voltage."
10. CI is the capacitance measured at pin 2 (VI).




Figure 1: Typical Propagation delays vs temperature




Figure 2: Typical pulse width distortion vs temperature




Figure 3: Typical Rise and Fall Time vs temperature




Figure 4: Typical Propagation delays vs load capacitance




Figure 5: Typical Pulse Width Distortion vs load capacitance




Figure 6: Thermal derating curve, dependence of safety limiting value with case temperature per IEC/EN/DIN EN 60747-5-2.

Application Information

Bypassing and PC Board Layout

The ACPL-072L optocoupler is extremely easy to use. No external interface circuitry is required because ACPL-072L uses high speed CMOS IC technology allowing CMOS logic to be connected directly to the inputs and outputs.

As shown in Figure 7, the only external components required for proper operation are two bypass capacitors. Capacitor values should be between 0.01 μ F and 0.1 μ F. For each capacitor, the total lead length between both ends of the capacitor and the power supply pins should not exceed 20mm. Figure 8 illustrates the recommended printed circuit board layout for ACPL-072L.




Figure 7. Recommended Circuit Diagram




Figure 8. Recommended Printed Circuit Board Layout

Propagation Delay, Pulse-Width Distortion and Propagation Delay Skew

Propagation Delay is a figure of merit which describes how quickly a logic signal propagates through a system. The propagation delay from a low to high (t_{PLH}) is the amount of time required for an input signal to propagate to the output, causing the output to change from low to high. Similarly, the propagation delay from high to low (t_{PHL}) is the amount of time required for the input signal to propagate to the output, causing the output to change from high to low. Please see Figure 9.




Figure 9. Signal plot shows how propagation delay is defined

Pulse-width distortion (PWD) is the difference between t_{PHL} and t_{PLH} and often determines the maximum data rate capability of a transmission system. PWD can be expressed in percent by dividing the PWD (in ns) by the minimum pulse width (in ns) being transmitted. Typically, PWD on the order of 20-30% of the minimum pulse width is tolerable. The PWD specification for ACPL-072L is 6ns (15%) maximum across recommended operating conditions.

Propagation delay skew, t_{PSK} , is an important parameter to consider in parallel data applications where synchronization of signals on parallel data lines is a concern. If the parallel data is sent through a group of optocouplers, differences in propagation delays will cause the data to arrive at the outputs of the optocouplers at different times. If this difference in propagation delay is large enough it will determine the maximum rate at which parallel data can be sent through the optocouplers.

Propagation delay skew is defined as the difference between the minimum and maximum propagation delays, either t_{PLH} or t_{PHL} for any given group of optocouplers which are operating under the same conditions (i.e., the same drive current, supply voltage, output load, and operating temperature). As illustrated in Figure 10, if the inputs of a group of optocouplers are switched either ON or OFF at the same time, t_{PSK} is the difference between the shortest propagation delay, either t_{PLH} or t_{PHL} and the longest propagation delay, either t_{PLH} and t_{PHL} .

As mentioned earlier, t_{PSK} can determine the maximum parallel data transmission rate. Figure 11 is the timing diagram of a typical parallel data application with both the clock and data lines being sent through the optocouplers. The figure shows data and clock signals at the inputs and outputs of the optocouplers. In this case the data is assumed to be clocked off the rising edge of the clock.




Figure 10. Propagation delay skew waveform




Figure 11. Parallel data transmission example.

Propagation delay skew represents the uncertainty of where an edge might be after being sent through an optocoupler. Figure 11 shows that there will be uncertainty in both the data and clock lines. It is important that these two areas of uncertainty not overlap, otherwise the clock signal might arrive before all the data outputs have settled, or some of the data outputs may start to change before the clock signal has arrived. From these considerations, the absolute minimum pulse width that can be sent through optocouplers in a parallel application is twice t_{PSK} . A cautious design should use a slightly longer pulse width to ensure that any additional uncertainty in the rest of the circuit does not cause a problem.

The ACPL-072L optocoupler offers the advantage of guaranteed specifications for propagation delays, pulse-width distortion, and propagation delay skew over the recommended temperature and power supply ranges.

For product information and a complete list of distributors, please go to our web site: www.avagotech.com

Avago, Avago Technologies, and the A logo are trademarks of Avago Technologies, Pte. in the United States and other countries. Data subject to change. Copyright © 2006 Avago Technologies Pte. All rights reserved. 5989-4786EN - February 13, 2006



SUNSTAR 商斯达实业集团是集研发、生产、工程、销售、代理经销、技术咨询、信息服务等为一体的高科技企业，是专业高科技电子产品生产厂家，是具有 10 多年历史的专业电子元器件供应商，是中国最早和最大的仓储式连锁规模经营大型综合电子零部件代理分销商之一，是一家专业代理和分销世界各大品牌 IC 芯片和电子元器件的连锁经营综合性国际公司，专业经营进口、国产名厂名牌电子元件，型号、种类齐全。在香港、北京、深圳、上海、西安、成都等全国主要电子市场设有直属分公司和产品展示展销窗口门市部专卖店及代理分销商，已在全国范围内建成强大统一的供货和代理分销网络。我们专业代理经销、开发生产电子元器件、集成电路、传感器、微波光电元器件、工控机/DOC/DOM 电子盘、专用电路、单片机开发、MCU/DSP/ARM/FPGA 软件硬件、二极管、三极管、模块等，是您可靠的一站式现货配套供应商、方案提供商、部件功能模块开发配套商。商斯达实业公司拥有庞大的资料库，有数位毕业于著名高校——有中国电子工业摇篮之称的西安电子科技大学（西军电）并长期从事国防尖端科技研究的高级工程师为您精挑细选、量身订做各种高科技电子元器件，并解决各种技术问题。

微波光电部专业代理经销高频、微波、光纤、光电元器件、组件、部件、模块、整机；电磁兼容元器件、材料、设备；微波 CAD、EDA 软件、开发测试仿真工具；微波、光纤仪器仪表。欢迎国外高科技微波、光纤厂商将优秀产品介绍到中国、共同开拓市场。长期大量现货专业批发高频、微波、卫星、光纤、电视、CATV 器件：晶振、VCO、连接器、PIN 开关、变容二极管、开关二极管、低噪晶体管、功率电阻及电容、放大器、功率管、MMIC、混频器、耦合器、功分器、振荡器、合成器、衰减器、滤波器、隔离器、环行器、移相器、调制解调器；光电子器件和组件：红外发射管、红外接收管、光电开关、光敏管、发光二极管和发光二极管组件、半导体激光二极管和激光器组件、光电探测器和光接收组件、光发射接收模块、光纤激光器和光放大器、光调制器、光开关、DWDM 用光发射和接收器件、用户接入系统光收发器件与模块、光纤连接器、光纤跳线/尾纤、光衰减器、光纤适配器、光隔离器、光耦合器、光环行器、光复用器/转换器；无线收发芯片和模组、蓝牙芯片和模组。

更多产品请看本公司产品专用销售网站：

商斯达微波光电产品网：[HTTP://www.rfoe.net/](http://www.rfoe.net/)

商斯达中国传感器科技信息网：<http://www.sensor-ic.com/>

商斯达工控安防网：<http://www.pc-ps.net/>

商斯达电子元器件网：<http://www.sunstare.com/>

商斯达消费电子产品网：<http://www.icasic.com/>

商斯达实业科技产品网：<http://www.sunstars.cn/> 射频微波光电元器件销售热线：

地址：深圳市福田区福华路福庆街鸿图大厦 1602 室

电话：0755-83396822 83397033 83398585 82884100

传真：0755-83376182 (0) 13823648918 MSN: SUNS8888@hotmail.com

邮编：518033 E-mail:szss20@163.com QQ: 195847376

深圳赛格展销部：深圳华强北路赛格电子市场 2583 号 电话：0755-83665529 25059422

技术支持：0755-83394033 13501568376

欢迎索取免费详细资料、设计指南和光盘；产品凡多，未能尽录，欢迎来电查询。

北京分公司：北京海淀区知春路 132 号中发电子大厦 3097 号

TEL: 010-81159046 82615020 13501189838 FAX: 010-62543996

上海分公司：上海市北京东路 668 号上海赛格电子市场 D125 号

TEL: 021-28311762 56703037 13701955389 FAX: 021-56703037

西安分公司：西安高新开发区 20 所(中国电子科技集团导航技术研究所)

西安劳动南路 88 号电子商城二楼 D23 号

TEL: 029-81022619 13072977981 FAX:029-88789382