

Low Input Current Logic Gate Optocouplers

Technical Data

HCPL-2200 HCPL-2219

Features

- 2.5 kV/ μ s Minimum Common Mode Rejection (CMR) at $V_{CM} = 400$ V (HCPL-2219)
- Compatible with LSTTL, TTL, and CMOS Logic
- Wide V_{CC} Range (4.5 to 20 V)
- 2.5 Mbd Guaranteed over Temperature
- Low Input Current (1.6 mA)
- Three State Output (No Pullup Resistor Required)
- Guaranteed Performance from 0°C to 85°C
- Hysteresis
- Safety Approval
UL Recognized -3750 V rms for 1 minute
CSA Approved
IEC/EN/DIN EN 60747-5-2
Approved with
 $V_{IORM} = 630$ V_{peak}
(HCPL-2219 Option 060 Only)
- MIL-PRF-38534 Hermetic Version Available (HCPL-5200/1)

Applications

- Isolation of High Speed Logic Systems
- Computer-Peripheral Interfaces

- Microprocessor System Interfaces
- Ground Loop Elimination
- Pulse Transformer Replacement
- Isolated Buss Driver
- High Speed Line Receiver


Description

The HCPL-2200/2219 are optically coupled logic gates that combine a GaAsP LED and an integrated high gain photo detector. The detector has a three

state output stage and has a detector threshold with hysteresis. The three state output eliminates the need for a pullup resistor and allows for direct drive of data busses. The hysteresis provides differential mode noise immunity and eliminates the potential for output signal chatter.

A superior internal shield on the HCPL-2219 guarantees common mode transient immunity of 2.5 kV/ μ s at a common mode voltage of 400 volts.

Functional Diagram



TRUTH TABLE
(POSITIVE LOGIC)

LED	ENABLE	OUTPUT
ON	H	Z
OFF	H	Z
ON	L	H
OFF	L	L

A 0.1 μ F bypass capacitor must be connected between pins 5 and 8.

CAUTION: It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD.

The Electrical and Switching Characteristics of the HCPL-2200/2219 are guaranteed over the temperature range of 0°C to 85°C and a V_{CC} range of 4.5 volts to 20 volts. Low I_F and wide V_{CC} range allow compatibility with

TTL, LSTTL, and CMOS logic and result in lower power consumption compared to other high speed optocouplers. Logic signals are transmitted with a typical propagation delay of 160 nsec.

The HCPL-2200/2219 are useful for isolating high speed logic interfaces, buffering of input and output lines, and implementing isolated line receivers in high noise environments.

Selection Guide

Minimum CMR		Input On-Current (mA)	8-Pin DIP (300 Mil)		Small-Outline SO-8	Widebody (400 Mil)	Hermetic
dV/dt (V/μs)	V_{CM} (V)		Single Channel Package	Dual Channel Package	Single Channel Package	Single Channel Package	Single and Dual Channel Packages
1,000	50	1.6	HCPL-2200 ^[1] HCPL-2201 HCPL-2202		HCPL-0201	HCNW2201	
		1.8		HCPL-2231			
2,500	400	1.6	HCPL-2219 ^[1]				
5,000 ^[2]	300 ^[2]	1.6	HCPL-2211 HCPL-2212		HCPL-0211	HCNW2211	
		1.8		HCPL-2232			
1,000	50	2.0					HCPL-52XX HCPL-62XX

Notes:

1. HCPL-2200/2219 devices include output enable/disable functionality.
2. Minimum CMR of 10 kV/μs with $V_{CM} = 1000$ V can be achieved with input current, I_F , of 5 mA.

Ordering Information

Specify Part Number followed by Option Number (if desired).

Example:

HCPL-2219#XXXX


- _____ 060 = IEC/EN/DIN EN 60747-5-2 $V_{IORM} = 630$ Vpeak Option*
- _____ 300 = Gull Wing Surface Mount Option
- _____ 500 = Tape and Reel Packaging Option
- _____ XXXE = Lead Free Option

Option data sheets available. Contact your Agilent sales representative or authorized distributor for information.

*For HCPL-2219 only.


Remarks: The notation “#” is used for existing products, while (new) products launched since 15th July 2001 and lead free option will use “-”

Schematic




Package Outline Drawings


8-Pin DIP Package



8-Pin DIP Package with Gull Wing Surface Mount Option 300



Solder Reflow Thermal Profile



Regulatory Information

The HCPL-2200/2219 have been approved by the following organizations:

UL

Recognized under UL 1577, Component Recognition Program, File E55361.


CSA

Approved under CSA Component Acceptance Notice #5, File CA 88324.

IEC/EN/DIN EN 60747-5-2

Approved under:
 IEC 60747-5-2:1997 + A1:2002
 EN 60747-5-2:2001 + A1:2002
 DIN EN 60747-5-2 (VDE 0884 Teil 2):2003-01.
 (Option 060 only)

Recommended Pb-Free IR Profile



NOTES:
 THE TIME FROM 25 °C to PEAK TEMPERATURE = 8 MINUTES MAX.
 $T_{smax} = 200^{\circ}\text{C}$, $T_{smin} = 150^{\circ}\text{C}$

Insulation and Safety Related Specifications

Parameter	Symbol	Value	Units	Conditions
Min. External Air Gap (External Clearance)	L(IO1)	7.1	mm	Measured from input terminals to output terminals, shortest distance through air.
Min. External Tracking Path (External Creepage)	L(IO2)	7.4	mm	Measured from input terminals to output terminals, shortest distance path along body.
Minimum Internal Plastic Gap (Internal Clearance)		0.08	mm	Through insulation distance, conductor to conductor, usually the direct distance between the photoemitter and photodetector inside the optocoupler cavity.
Tracking Resistance (Comparative Tracking Index)	CTI	200	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group		IIIa		Material Group (DIN VDE 0110, 1/89, Table 1)

Option 300 - surface mount classification is Class A in accordance with CECC 00802.

IEC/EN/DIN EN 60747-5-2 Insulation Related Characteristics (HCPL-2219 OPTION 060 ONLY)

Description	Symbol	Characteristic	Units
Installation classification per DIN VDE 0110/1.89, Table 1 for rated mains voltage ≤ 300 V rms for rated mains voltage ≤ 450 V rms		I-IV	
		I-III	
Climatic Classification		55/85/21	
Pollution Degree (DIN VDE 0110/1.89)		2	
Maximum Working Insulation Voltage	V_{IORM}	630	V peak
Input to Output Test Voltage, Method b* $V_{IORM} \times 1.875 = V_{PR}$, 100% Production Test with $t_m = 1$ sec, Partial Discharge < 5 pC	V_{PR}	1181	V peak
Input to Output Test Voltage, Method a* $V_{IORM} \times 1.5 = V_{PR}$, Type and sample test, $t_m = 60$ sec, Partial Discharge < 5 pC	V_{PR}	945	V peak
Highest Allowable Overvoltage* (Transient Overvoltage, $t_{ini} = 10$ sec)	V_{IOTM}	6000	V peak
Safety Limiting Values (Maximum values allowed in the event of a failure, also see Figure 12, Thermal Derating curve.) Case Temperature Input Current Output Power	T_S	175	$^{\circ}\text{C}$
	$I_{S,INPUT}$	230	mA
	$P_{S,OUTPUT}$	600	mW
Insulation Resistance at T_S , $V_{IO} = 500$ V	R_S	$\geq 10^9$	Ω

*Refer to the front of the optocoupler section of the current catalog, under Product Safety Regulations section, IEC/EN/DIN EN 60747-5-2, for a detailed description.

Note: Isolation characteristics are guaranteed only within the safety maximum ratings which must be ensured by protective circuits in application.

Absolute Maximum Ratings

(No Derating Required up to 70°C)

Parameter	Symbol	Min.	Max.	Units	Note
Storage Temperature	T _S	-55	125	°C	
Operating Temperature	T _A	-40	85	°C	1
Average Forward Input Current	I _{F(AVG)}		10	mA	
Peak Transient Input Current (≤ 1 μs Pulse Width, 300 pps)	I _{F(TRAN)}		1.0	A	
Reverse Input Voltage	V _R		5	V	
Average Output Current	I _O		25	mA	
Supply Voltage	V _{CC}	0	20	V	
Three State Enable Voltage	V _E	-0.5	20	V	
Output Voltage	V _O	-0.5	20	V	
Total Package Power Dissipation	P _T		210	mW	1
Lead Solder Temperature	260°C for 10 sec., 1.6 mm below seating plane				
Solder Reflow Temperature Profile	See Package Outline Drawings section				

Recommended Operating Conditions

Parameter	Symbol	Min.	Max.	Units
Power Supply Voltage	V _{CC}	4.5	20	V
Enable Voltage High	V _{EH}	2.0	20	V
Enable Voltage Low	V _{EL}	0	0.8	V
Forward Input Current	I _{F(ON)}	1.6*	5	mA
Forward Input Current	I _{F(OFF)}	–	0.1	mA
Operating Temperature	T _A	0	85 ^[1]	°C
Fan Out	N		4	TTL Loads

*The initial switching threshold is 1.6 mA or less. It is recommended that 2.2 mA be used to permit at least a 20% CTR degradation guardband.

Electrical Specifications

For $0^{\circ}\text{C} \leq T_A^{[1]} \leq 85^{\circ}\text{C}$, $4.5\text{ V} \leq V_{\text{CC}} \leq 20\text{ V}$, $1.6\text{ mA} \leq I_{\text{F(ON)}} \leq 5\text{ mA}$, $2.0\text{ V} \leq V_{\text{EH}} \leq 20\text{ V}$, $0.0\text{ V} \leq V_{\text{EL}} \leq 0.8\text{ V}$, $0\text{ mA} \leq I_{\text{F(OFF)}} \leq 0.1\text{ mA}$. All Typical at $T_A = 25^{\circ}\text{C}$, $V_{\text{CC}} = 5\text{ V}$, $I_{\text{F(ON)}} = 3\text{ mA}$ unless otherwise specified. See Note 7.

Parameter	Sym.	Min.	Typ.	Max.	Units	Test Conditions	Fig.	Note
Logic Low Output Voltage	V_{OL}			0.5	V	$I_{\text{OL}} = 6.4\text{ mA}$ (4 TTL Loads)	1	
Logic High Output Voltage	V_{OH}	2.4	*		V	$I_{\text{OH}} = -2.6\text{ mA}$ * $V_{\text{OH}} = V_{\text{CC}} - 2.1\text{ V}$	2	
Output Leakage Current ($V_{\text{OUT}} > V_{\text{CC}}$)	I_{OHH}			100	μA	$V_{\text{O}} = 5.5\text{ V}$	$I_{\text{F}} = 5\text{ mA}$ $V_{\text{CC}} = 4.5\text{ V}$	
				500	μA	$V_{\text{O}} = 20\text{ V}$		
Logic High Enable Voltage	V_{EH}	2.0			V			
Logic Low Enable Voltage	V_{EL}			0.8	V			
Logic High Enable Current	I_{EH}			20	μA	$V_{\text{EN}} = 2.7\text{ V}$		
				100	μA	$V_{\text{EN}} = 5.5\text{ V}$		
		0.004	250	μA	$V_{\text{EN}} = 20\text{ V}$			
Logic Low Enable Current	I_{EL}			-0.32	mA	$V_{\text{EN}} = 0.4\text{ V}$		
Logic Low Supply Current	I_{CCL}		4.5	6.0	mA	$V_{\text{CC}} = 5.5\text{ V}$	$I_{\text{F}} = 0\text{ mA}$ $I_{\text{O}} = \text{Open}$ $V_{\text{E}} = \text{Don't Care}$	
			5.25	7.5	mA	$V_{\text{CC}} = 20\text{ V}$		
Logic High Supply Current	I_{CCH}		2.7	4.5	mA	$V_{\text{CC}} = 5.5\text{ V}$	$I_{\text{F}} = 5\text{ mA}$ $I_{\text{O}} = \text{Open}$ $V_{\text{E}} = \text{Don't Care}$	
			3.1	6.0	mA	$V_{\text{CC}} = 20\text{ V}$		
High Impedance State Output Current	I_{OZL}			-20	μA	$V_{\text{O}} = 0.4\text{ V}$	$V_{\text{EN}} = 2\text{ V}$, $I_{\text{F}} = 5\text{ mA}$	
				20	μA	$V_{\text{O}} = 2.4\text{ V}$		
				100	μA	$V_{\text{O}} = 5.5\text{ V}$		
				500	μA	$V_{\text{O}} = 20\text{ V}$		
Logic Low Short Circuit Output Current	I_{OSL}	25			mA	$V_{\text{O}} = V_{\text{CC}} = 5.5\text{ V}$	$I_{\text{F}} = 0\text{ mA}$	2
		40			mA	$V_{\text{O}} = V_{\text{CC}} = 20\text{ V}$		
Logic High Short Circuit Output Current	I_{OSH}	-10			mA	$V_{\text{CC}} = 5.5\text{ V}$	$I_{\text{F}} = 5\text{ mA}$, $V_{\text{O}} = \text{GND}$	2
		-25			mA	$V_{\text{CC}} = 20\text{ V}$		
Input Current Hysteresis	I_{HYS}		0.12		mA	$V_{\text{CC}} = 5\text{ V}$	3	
Input Forward Voltage	V_{F}		1.5	1.7	V	$T_A = 25^{\circ}\text{C}$	$I_{\text{F}} = 5\text{ mA}$	4
				1.75				
Input Reverse Breakdown Voltage	BV_{R}	5			V	$I_{\text{R}} = 10\text{ }\mu\text{A}$		
Input Diode Temperature Coefficient	$\frac{\Delta V_{\text{F}}}{\Delta T_A}$		-1.7		mV/ $^{\circ}\text{C}$	$I_{\text{F}} = 5\text{ mA}$		
Input Capacitance	C_{IN}		60		pF	$f = 1\text{ MHz}$, $V_{\text{F}} = 0\text{ V}$, Pins 2 and 3		

Switching Specifications (AC)

For $0^{\circ}\text{C} \leq T_A^{[1]} \leq 85^{\circ}\text{C}$, $4.5\text{ V} \leq V_{CC} \leq 20\text{ V}$, $1.6\text{ mA} \leq I_{F(\text{ON})} \leq 5\text{ mA}$, $0.0\text{ mA} \leq I_{F(\text{OFF})} \leq 0.1\text{ mA}$.

All Typical at $T_A = 25^{\circ}\text{C}$, $V_{CC} = 5\text{ V}$, $I_{F(\text{ON})} = 3\text{ mA}$ unless otherwise specified.

Parameter	Sym.	Min.	Typ.	Max.	Units	Test Conditions	Fig.	Note
Propagation Delay Time to Logic Low Output Level	t_{PHL}		210		ns	Without Peaking Capacitor	5, 6	4, 5
			160	300		With Peaking Capacitor		
Propagation Delay Time to Logic High Output Level	t_{PLH}		170		ns	Without Peaking Capacitor	5, 6	4, 5
			115	300		With Peaking Capacitor		
Output Enable Time to Logic High	t_{PZH}		25		ns		7, 9	
Output Enable Time to Logic Low	t_{PZL}		28		ns		7, 8	
Output Disable Time from Logic High	t_{PHZ}		105		ns		7, 9	
Output Disable Time from Logic Low	t_{PLZ}		60		ns		7, 8	
Output Rise Time (10-90%)	t_r		55		ns		5, 10	
Output Fall Time (90-10%)	t_f		15		ns		5, 10	

Parameter	Sym.	Device	Min.	Units	Test Conditions	Fig.	Note	
Logic High Common Mode Transient Immunity	$ CM_H $	HCPL-2200	1,000	V/ μs	$ V_{CM} = 50\text{ V}$	$I_F = 1.6\text{ mA}$ $V_{CC} = 5\text{ V}$ $T_A = 25^{\circ}\text{C}$	11	6
		HCPL-2219	2,500	V/ μs	$ V_{CM} = 400\text{ V}$			
Logic Low Common Mode Transient Immunity	$ CM_L $	HCPL-2200	1,000	V/ μs	$ V_{CM} = 50\text{ V}$	$V_F = 0\text{ V}$ $V_{CC} = 5\text{ V}$ $T_A = 25^{\circ}\text{C}$	11	6
		HCPL-2219	2,500	V/ μs	$ V_{CM} = 400\text{ V}$			

Package Characteristics

Parameter	Sym.	Min.	Typ.	Max.	Units	Test Conditions	Fig.	Note
Input-Output Momentary Withstand Voltage*	V_{ISO}	3750			V rms	$RH \leq 50\%$, $t = 1\text{ min.}$, $T_A = 25^{\circ}\text{C}$		3, 8
Input-Output Resistance	$R_{\text{I-O}}$		10^{12}		Ω	$V_{\text{I-O}} = 500\text{ VDC}$		3
Input-Output Capacitance	$C_{\text{I-O}}$		0.6		pF	$f = 1\text{ MHz}$, $V_{\text{I-O}} = 0\text{ VDC}$		3

*The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output continuous voltage rating. For the continuous voltage rating refer to the IEC/EN/DIN EN 60747-5-2 Insulation Characteristics Table (if applicable), your equipment level safety specification or Agilent Application Note 1074 entitled "Optocoupler Input-Output Endurance Voltage," publication number 5963-2203E.

Notes:

1. Derate total package power dissipation, P_T , linearly above 70°C free air temperature at a rate of 4.5 mW/°C.
2. Duration of output short circuit time should not exceed 10 ms.
3. Device considered a two-terminal device: pins 1, 2, 3, and 4 shorted together and pins 5, 6, 7, and 8 shorted together.
4. The t_{PLH} propagation delay is measured from the 50% point on the leading edge of the input pulse to the 1.3 V point on the leading edge of the

5. When the peaking capacitor is omitted, propagation delay times may increase by 100 ns.
6. CM_L is the maximum rate of rise of the common mode voltage that can be sustained with the output voltage in the logic low state ($V_O < 0.8 V$). CM_H is the maximum rate of fall of the common mode voltage that can be

- sustained with the output voltage in the logic high state ($V_O > 2.0 V$).
7. Use of a 0.1 μF bypass capacitor connected between pins 5 and 8 is recommended.
8. In accordance with UL1577, each optocoupler is proof tested by applying an insulation test voltage $\geq 4500 V$ rms for one second (leakage detection current limit, $I_{L,O} \leq 5 \mu A$). This test is performed before the 100% production test for partial discharge (Method b) shown in the IEC/EN/DIN EN 60747-5-2 Insulation Characteristics Table, if applicable.




Figure 1. Typical Logic Low Output Voltage vs. Temperature.




Figure 2. Typical Logic High Output Current vs. Temperature.




Figure 3. Output Voltage vs. Forward Input Current.





Figure 4. Typical Input Diode Forward Characteristic.



THE PROBE AND JIG CAPACITANCES ARE INCLUDED IN C_1 AND C_2 .

R_1	2.15 k Ω	1.10 k Ω	681 Ω
I_F (ON)	1.6 mA	3 mA	5 mA

ALL DIODES ARE 1N916 OR 1N3064.




Figure 5. Test Circuit for t_{PLH} , t_{PHL} , t_r , and t_f .




Figure 6. Typical Propagation Delays vs. Temperature.





Figure 7. Test Circuit for t_{PHZ} , t_{PZH} , t_{PLZ} , and t_{PZL} .




Figure 8. Typical Logic Low Enable Propagation Delay vs. Temperature.




Figure 9. Typical Logic High Enable Propagation Delay vs. Temperature.




Figure 10. Typical Rise, Fall Time vs. Temperature.




Figure 11. Test Circuit for Common Mode Transient Immunity and Typical Waveforms.




Figure 12. Thermal Derating Curve, Dependence of Safety Limiting Value with Case Temperature per IEC/EN/DIN EN 60747-5-2.




Figure 13. Recommended LSTTL to LSTTL Circuit.




Figure 14. LSTTL to CMOS Interface Circuit.




Figure 15. Recommended LED Drive Circuit.




Figure 16. Series LED Drive with Open Collector Gate (4.7 kΩ Resistor Shunts I_{OH} from the LED).

*The 120 pF capacitor may be omitted in applications where 500 ns propagation delay is sufficient.



www.agilent.com/semiconductors

For product information and a complete list of distributors, please go to our web site.

For technical assistance call:

Americas/Canada: +1 (800) 235-0312 or (916) 788-6763

Europe: +49 (0) 6441 92460

China: 10800 650 0017

Hong Kong: (+65) 6756 2394

India, Australia, New Zealand: (+65) 6755 1939

Japan: (+81 3) 3335-8152 (Domestic/International), or 0120-61-1280 (Domestic Only)

Korea: (+65) 6755 1989

Singapore, Malaysia, Vietnam, Thailand, Philippines, Indonesia: (+65) 6755 2044

Taiwan: (+65) 6755 1843

Data subject to change.

Copyright © 2005 Agilent Technologies, Inc.

Obsoletes 5989-0776EN

February 28, 2005

5989-2124EN

SUNSTAR 商斯达实业集团是集研发、生产、工程、销售、代理经销、技术咨询、信息服务等为一体的高科技企业，是专业高科技电子产品生产厂家，是具有 10 多年历史的专业电子元器件供应商，是中国最早和最大的仓储式连锁规模经营大型综合电子零部件代理分销商之一，是一家专业代理和分销世界各大品牌 IC 芯片和电子元器件的连锁经营综合性国际公司，专业经营进口、国产名厂名牌电子元件，型号、种类齐全。在香港、北京、深圳、上海、西安、成都等全国主要电子市场设有直属分公司和产品展示展销窗口门市部专卖店及代理分销商，已在全国范围内建成强大统一的供货和代理分销网络。我们专业代理经销、开发生产电子元器件、集成电路、传感器、微波光电元器件、工控机/DOC/DOM 电子盘、专用电路、单片机开发、MCU/DSP/ARM/FPGA 软件硬件、二极管、三极管、模块等，是您可靠的一站式现货配套供应商、方案提供商、部件功能模块开发配套商。商斯达实业公司拥有庞大的资料库，有数位毕业于著名高校——有中国电子工业摇篮之称的西安电子科技大学（西军电）并长期从事国防尖端科技研究的高级工程师为您精挑细选、量身订做各种高科技电子元器件，并解决各种技术问题。

微波光电部专业代理经销高频、微波、光纤、光电元器件、组件、部件、模块、整机；电磁兼容元器件、材料、设备；微波 CAD、EDA 软件、开发测试仿真工具；微波、光纤仪器仪表。欢迎国外高科技微波、光纤厂商将优秀产品介绍到中国、共同开拓市场。长期大量现货专业批发高频、微波、卫星、光纤、电视、CATV 器件：晶振、VCO、连接器、PIN 开关、变容二极管、开关二极管、低噪晶体管、功率电阻及电容、放大器、功率管、MMIC、混频器、耦合器、功分器、振荡器、合成器、衰减器、滤波器、隔离器、环行器、移相器、调制解调器；光电子器件和组件：红外发射管、红外接收管、光电开关、光敏管、发光二极管和发光二极管组件、半导体激光二极管和激光器组件、光电探测器和光接收组件、光发射接收模块、光纤激光器和光放大器、光调制器、光开关、DWDM 用光发射和接收器件、用户接入系统光收发器件与模块、光纤连接器、光纤跳线/尾纤、光衰减器、光纤适配器、光隔离器、光耦合器、光环行器、光复用器/转换器；无线收发芯片和模组、蓝牙芯片和模组。

更多产品请看本公司产品专用销售网站：

商斯达微波光电产品网：[HTTP://www.rfoe.net/](http://www.rfoe.net/)

商斯达中国传感器科技信息网：<http://www.sensor-ic.com/>

商斯达工控安防网：<http://www.pc-ps.net/>

商斯达电子元器件网：<http://www.sunstare.com/>

商斯达消费电子产品网：<http://www.icasic.com/>

商斯达实业科技产品网：<http://www.sunstars.cn/> 射频微波光电元器件销售热线：

地址：深圳市福田区福华路福庆街鸿图大厦 1602 室

电话：0755-83396822 83397033 83398585 82884100

传真：0755-83376182 (0) 13823648918 MSN: SUNS8888@hotmail.com

邮编：518033 E-mail:szss20@163.com QQ: 195847376

深圳赛格展销部：深圳华强北路赛格电子市场 2583 号 电话：0755-83665529 25059422

技术支持：0755-83394033 13501568376

欢迎索取免费详细资料、设计指南和光盘；产品凡多，未能尽录，欢迎来电查询。

北京分公司：北京海淀区知春路 132 号中发电子大厦 3097 号

TEL: 010-81159046 82615020 13501189838 FAX: 010-62543996

上海分公司：上海市北京东路 668 号上海赛格电子市场 D125 号

TEL: 021-28311762 56703037 13701955389 FAX: 021-56703037

西安分公司：西安高新开发区 20 所(中国电子科技集团导航技术研究所)

西安劳动南路 88 号电子商城二楼 D23 号

TEL: 029-81022619 13072977981 FAX:029-88789382