Agilent HCPL-0708 High Speed CMOS Optocoupler

Data Sheet

Description

Available in SO-8 package, the HCPL-0708 optocoupler utilizes the latest CMOS IC technology to achieve outstanding performance with very low power consumption. Basic building blocks of the HCPL-0708 are a high speed LED and a CMOS detector IC. The detector incorporates an integrated photodiode, a high-speed trans-impedance amplifier, and a voltage comparator with an output driver.

Functional Diagram



TRUTH TABLE

LED	V_O, OUTPUT
OFF	H
ON	L

**A 0.1 µF bypass capacitor must be connected between pins 5 and 8.*

Features

- **+5 V CMOS compatibility**
- **15 ns typical pulse width distortion**
- **30 ns max. pulse width distortion**
- **40 ns max. propagation delay skew**
- **High speed: 15 MBd**
- **60 ns max. propagation delay**
- **10 kV/µs minimum common mode rejection**
- **–40 to 100°C temperature range**
- **Safety and regulatory approvals pending**
  - UL recognized
    3750 V rms for 1 min. per UL 1577 for HCPL-0708
  - CSA component acceptance Notice #5
  - IEC/EN/DIN EN 60747-5-2 approved for HCPL-0708 Option 060

Applications

- **Scan drive in PDP**
- **Digital field bus isolation: DeviceNet, SDS, Profibus**
- **Multiplexed data transmission**
- **Computer peripheral interface**
- **Microprocessor system interface**
- **DC/DC converter**

CAUTION: *It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD.*

Agilent Technologies

Ordering Information

Specify Part Number followed by Option Number (if desired)

Example

HCPL-0708#XXXX

- 060 = IEC/EN/DIN EN 60747-5-2 Option.
- 500 = Tape and Reel Packaging Option.
- XXXE = Lead Free Option.

Remarks: The notation "#" is used for existing products, while (new) products launched since 15th July 2001 and lead free option will use "-"

Package Outline Drawing

HCPL-0708 (Small Outline SO-8 Package)



* TOTAL PACKAGE LENGTH (INCLUSIVE OF MOLD FLASH)
5.207 ± 0.254 (0.205 ± 0.010)

DIMENSIONS IN MILLIMETERS (INCHES).
LEAD COPLANARITY = 0.10 mm (0.004 INCHES) MAX.

OPTION NUMBER 500 NOT MARKED.

NOTE: FLOATING LEAD PROTRUSION IS 0.15 mm (6 mils) MAX.

Solder Reflow Thermal Profile



Recommended Pb-Free IR Profile



NOTES:
THE TIME FROM 25 °C to PEAK TEMPERATURE = 8 MINUTES MAX.
T_{smax} = 200 °C, T_{smin} = 150 °C

Regulatory Information

The HCPL-0708 has been approved by the following organizations:

UL

Recognized under UL 1577, component recognition program, File E55361.

CSA

Approved under CSA Component Acceptance Notice #5, File CA88324.

IEC/EN/DIN EN 60747-5-2

Approved under:
IEC 60747-5-2:1997 + A1:2002
EN 60747-5-2:2001 + A1:2002
DIN EN 60747-5-2 (VDE 0884 Teil 2):2003-01
(Option 060 only)

Insulation and Safety Related Specifications

Parameter	Symbol	Value	Units	Conditions
Minimum External Air Gap (Clearance)	L(I01)	4.9	mm	Measured from input terminals to output terminals, shortest distance through air.
Minimum External Tracking (Creepage)	L(I02)	4.8	mm	Measured from input terminals to output terminals, shortest distance path along body.
Minimum Internal Plastic Gap (Internal Clearance)		0.08	mm	Insulation thickness between emitter and detector; also known as distance through insulation.
Tracking Resistance (Comparative Tracking Index)	CTI	≥175	Volts	DIN IEC 112/VDE 0303 Part 1
Isolation Group		IIIa		Material Group (DIN VDE 0110, 1/89, Table 1)

All Agilent data sheets report the creepage and clearance inherent to the optocoupler component itself. These dimensions are needed as a starting point for the equipment designer when determining the circuit insulation requirements. However, once mounted on a printed circuit board, minimum creepage and clearance requirements must be met as specified for individual equipment standards. For creepage, the shortest distance path along the surface of a printed circuit board between the solder fillets of the input and output leads must be considered. There are recommended techniques such as grooves and ribs which may be used on a printed circuit board to achieve desired creepage and clearances. Creepage and clearance distances will also change depending on factors such as pollution degree and insulation level.

IEC/EN/DIN EN 60747-5-2 Insulation Related Characteristics (Option 060)

Description	Symbol	HCPL-0708 Option 060	Units
Installation classification per DIN VDE 0110/1.89, Table 1			
for rated mains voltage ≤150 V rms		I-IV	
for rated mains voltage ≤300 V rms		I-III	
for rated mains voltage ≤450 V rms			
Climatic Classification		55/85/21	
Pollution Degree (DIN VDE 0110/1.89)		2	
Maximum Working Insulation Voltage	V_{IORM}	560	V peak
Input to Output Test Voltage, Method b†	V_{PR}	1050	V peak
V_{IORM} x 1.875 = V_{PR}, 100% Production			
Test with t_m = 1 sec, Partial Discharge < 5 pC			
Input to Output Test Voltage, Method a†	V_{PR}	840	V peak
V_{IORM} x 1.5 = V_{PR}, Type and Sample Test,			
t_m = 60 sec, Partial Discharge < 5 pC			
Highest Allowable Overvoltage†	V_{IOTM}	4000	V peak
(Transient Overvoltage, t_{ini} = 10 sec)			
Safety Limiting Values			
(Maximum values allowed in the event of a failure,			
also see Thermal Derating curve, Figure 11.)			
Case Temperature	T_S	150	°C
Input Current	$I_{S,INPUT}$	150	mA
Output Power	$P_{S,OUTPUT}$	600	mW
Insulation Resistance at T_S, V_{10} = 500 V	R_{IO}	$\geq 10^9$	Ω

†Refer to the front of the optocoupler section of the *Isolation and Control Component Designer's Catalog*, under Product Safety Regulations section IEC/EN/DIN EN 60747-5-2, for a detailed description.

Note: These optocouplers are suitable for "safe electrical isolation" only within the safety limit data. Maintenance of the safety data shall be ensured by means of protective circuits.

Note: The surface mount classification is Class A in accordance with CECC 00802.

Absolute Maximum Ratings

Parameter	Symbol	Min.	Max.	Units	Figure
Storage Temperature	T_S	–55	125	°C	
Ambient Operating Temperature[1]	T_A	–40	+100	°C	
Supply Voltages	V_{DD}	0	6	Volts	
Output Voltage	V_O	–0.5	V_{DD2} +0.5	Volts	
Average Output Current	I_O		2	mA	
Average Forward Input Current	I_F		20	mA	
Lead Solder Temperature	260°C for 10 sec., 1.6 mm below seating plane				
Solder Reflow Temperature Profile	See **Solder Reflow Temperature Profile** Section				

Recommended Operating Conditions

Parameter	Symbol	Min.	Max.	Units	Figure
Ambient Operating Temperature	T_A	–40	+100	°C	
Supply Voltages	V_{DD}	4.5	5.5	V	
Input Current (ON)	I_F	10	16	mA	1, 2

Electrical Specifications

Over recommended temperature (T_A = –40°C to +100°C) and 4.5 V ≤ V_{DD} ≤ 5.5 V.
All typical specifications are at T_A = 25°C, V_{DD} = +5 V.

Parameter	Symbol	Min.	Typ.	Max.	Units	Test Conditions	Fig.	Notes
Input Forward Voltage	V_F	1.3	1.5	1.8	V	I_F = 12 mA	1	
Input Reverse Breakdown Voltage	BV_R	5			V	I_R = 10 µA		
Logic High Output Voltage	V_{OH}	4.0	4.8		V	I_F = 0, I_O = –20 µA		
Logic Low Output Voltage	V_{OL}		0.01	0.1	V	I_F = 12 mA, I_O = 20 µA		
Input Threshold Current	I_{TH}			8.2	mA	I_{OL} = 20 µA	2	
Logic Low Output Supply Current	I_{DDL}		6.0	14.0	mA	I_F = 12 mA	4	
Logic High Output Supply Current	I_{DDH}		4.5	11.0	mA	I_F = 0	3	

Switching Specifications

Over recommended temperature (T_A = –40°C to +100°C) and 4.5 V ≤ V_{DD} ≤ 5.5 V.
All typical specifications are at T_A = 25°C, V_{DD} = +5 V.

Parameter	Symbol	Min.	Typ.	Max.	Units	Test Conditions	Fig.	Notes
Propagation Delay Time to Logic Low Output	t_{PHL}	20	35	60	ns	I_F = 12 mA, C_L = 15 pF CMOS Signal Levels	5	1
Propagation Delay Time to Logic High Output	t_{PLH}	13	21	60	ns	I_F = 12 mA, C_L = 15 pF CMOS Signal Levels	5	1
Pulse Width	PW	100			ns			
Pulse Width Distortion	|PWD|	0	14	30	ns	I_F = 12 mA, C_L = 15 pF CMOS Signal Levels	2	2
Propagation Delay Skew	t_{PSK}			40	ns	I_F = 12 mA, C_L = 15 pF CMOS Signal Levels	3	3
Output Rise Time (10 - 90%)	t_R		20		ns	I_F = 12 mA, C_L = 15 pF CMOS Signal Levels		
Output Fall Time (90 - 10%)	t_F		25		ns	I_F = 12 mA, C_L = 15 pF CMOS Signal Levels		
Common Mode Transient Immunity at Logic High Output	|CM_H|	10	15		kV/µs	V_{CM} = 1000 V, T_A = 25°C, I_F = 0 mA	4	4
Common Mode Transient Immunity at Logic Low Output	|CM_L|	10	15		kV/µs	V_{CM} = 1000 V, T_A = 25°C, I_F = 12 mA	5	5

Package Characteristics
All Typicals at T_A = 25°C.

Parameter	Symbol	Min.	Typ.	Max.	Units	Test Conditions
Input-Output Insulation	I_{I-O}			1	µA	45% RH, t = 5 s V_{I-O} = 3 kV dc, T_A = 25°C
Input-Output Momentary Withstand Voltage	V_{ISO}	3750			Vrms	RH ≤ 50%, t = 1 min., T_A = 25°C
Input-Output Resistance	R_{I-O}		10^{12}		Ω	V_{I-O} = 500 V dc
Input-Output Capacitance	C_{I-O}		0.6		pF	f = 1 MHz, T_A = 25°C

Notes:
1. t_{PHL} propagation delay is measured from the 50% level on the risiing edge of the input pulse to the 2.5 V level of the falling edge of the V_O signal. t_{PLH} propagation delay is measured from the 50% level on the falling edge of the input pulse to the 2.5 V level of the rising edge of the V_O signal.
2. PWD is defined as $|t_{PHL} - t_{PLH}|$.
3. t_{PSK} is equal to the magnitude of the worst case difference in t_{PHL} and/or t_{PLH} that will be seen between units at any given temperature within the recommended operating conditions.
4. CM_H is the maximum tolerable rate of rise of the common mode voltage to assure that the output will remain in a high logic state.
5. CM_L is the maximum tolerable rate of fall of the common mode voltage to assure that the output will remain in a low logic state.



Figure 1. Typical input diode forward characteristic.



Figure 2. Typical input threshold current vs. temperature.



Figure 3. Typical logic high O/P supply current vs. temperature.



Figure 4. Typical logic low O/P supply current vs. temperature.



Figure 5. Typical switching speed vs. pulse input current.

Application Information

Bypassing and PC Board Layout

The HCPL-0708 optocoupler is extremely easy to use. No external interface circuitry is required because the HCPL-0708 uses high-speed CMOS IC technology allowing CMOS logic to be connected directly to the inputs and outputs.

As shown in Figure 6, the only external component required for proper operation is the bypass capacitor. Capacitor values should be between 0.01 µF and 0.1 µF. For each capacitor, the total lead length between both ends of the capacitor and the power-supply pins should not exceed 20 mm. Figure 7 illustrates the recommended printed circuit board layout for the HPCL-0708.



Figure 6. Recommended printed circuit board layout.



Figure 7. Recommended printed circuit board layout.

Propagation Delay, Pulse-Width Distortion and Propagation Delay Skew

Propagation Delay is a figure of merit which describes how quickly a logic signal propagates through a system. The propagation delay from low to high (t_{PLH}) is the amount of time required for an input signal to propagate to the output, causing the output to change from high to low. Similarly, the propagation delay from high to low (t_{PHL}) is the amount of time required for the input signal to propagate to the output, causing the output to change from high to low. See Figure 8.



Figure 8.

Pulse-width distortion (PWD) is the difference between t_{PHL} and t_{PLH} and often determines the maximum data rate capability of a transmission system. PWD can be expressed in percent by dividing the PWD (in ns) by the minimum pulse width (in ns) being transmitted. Typically, PWD on the order of 20 - 30% of the minimum pulse width is tolerable; the exact figure depends on the particular application.

Propagation delay skew, t_{PSK}, is an important parameter to consider in parallel data applications where synchronization of signals on parallel data lines is a concern. If the parallel data is being sent through a group of optocouplers, differences in propagation delays will cause the data to arrive at the outputs of the optocouplers at different times. If this difference in propagation delay is large enough it will determine the maximum rate at which parallel data can be sent through the optocouplers.

Propagation delay skew is defined as the difference between the minimum and maximum propagation delays, either t_{PLH} or t_{PHL}, for any given group of optocouplers which are operating under the same conditions (i.e., the same drive current, supply voltage, output load, and operating temperature). As illustrated in Figure 9, if the inputs of a group of optocouplers are switched either ON or OFF at the same time, t_{PSK} is the difference between the shortest propagation delay, either t_{PLH} or t_{PHL}, and the longest propagation delay, either t_{PLH} or t_{PHL}.

As mentioned earlier, t_{PSK} can determine the maximum parallel data transmission rate. Figure 10 is the timing diagram of a typical parallel data application with both the clock and data lines being sent through the optocouplers. The figure shows data and clock signals at the inputs and outputs of the optocouplers. In this case the data is assumed to be clocked off of the rising edge of the clock.



Figure 9. Propagation delay skew waveform.



Figure 10. Parallel data transmission example.

Propagation delay skew represents the uncertainty of where an edge might be after being sent through an optocoupler. Figure 10 shows that there will be uncertainty in both the data and clock lines. It is important that these two areas of uncertainty not overlap, otherwise the clock signal might arrive before all of the data outputs have settled, or some of the data outputs may start to change before the clock signal has arrived. From these considerations, the absolute minimum pulse width that can be sent through optocouplers in a parallel application is twice t_{PSK}. A cautious design should use a slightly longer pulse width to ensure that any additional uncertainty in the rest of the circuit does not cause a problem.

The HCPL-0708 optocouplers offer the advantage of guaranteed specifications for propagation delays, pulse-width distortion, and propagation delay skew over the recommended temperature and power supply ranges.

www.agilent.com/semiconductors

For product information and a complete list of distributors, please go to our web site.

For technical assistance call:

Americas/Canada: +1 (800) 235-0312 or (916) 788-6763

Europe: +49 (0) 6441 92460

China: 10800 650 0017

Hong Kong: (+65) 6756 2394

India, Australia, New Zealand: (+65) 6755 1939

Japan: (+81 3) 3335-8152 (Domestic/International), or 0120-61-1280 (Domestic Only)

Korea: (+65) 6755 1989

Singapore, Malaysia, Vietnam, Thailand, Philippines, Indonesia: (+65) 6755 2044

Taiwan: (+65) 6755 1843

Data subject to change.

Obsoletes 5989-0295EN
February 28, 2005
5989-2132EN

Agilent Technologies

SUNSTAR 商斯达实业集团是集研发、生产、工程、销售、代理经销 、技术咨询、信息服务等为一体的高科技企业，是专业高科技电子产品生产厂家，是具有 10 多年历史的专业电子元器件供应商，是中国最早和最大的仓储式连锁规模经营大型综合电子零部件代理分销商之一,是一家专业代理和分銷世界各大品牌 IC 芯片和電子元器件的连锁经营綜合性国际公司，专业经营进口、国产名厂名牌电子元件，型号、种类齐全。在香港、北京、深圳、上海、西安、成都等全国主要电子市场设有直属分公司和产品展示展销窗口门市部专卖店及代理分销商,已在全国范围内建成强大统一的供货和代理分销网络。 我们专业代理经销、开发生产电子元器件、集成电路、传感器、微波光电元器件、工控机/DOC/DOM 电子盘、专用电路、单片机开发、MCU/DSP/ARM/FPGA 软件硬件、二极管、三极管、模块等，是您可靠的一站式现货配套供应商、方案提供商、部件功能模块开发配套商。商斯达实业公司拥有庞大的资料库，有数位毕业于著名高校——有中国电子工业摇篮之称的西安电子科技大学（西军电）并长期从事国防尖端科技研究的高级工程师为您精挑细选、量身订做各种高科技电子元器件，并解决各种技术问题。

微波光电部专业代理经销高频、微波、光纤、光电元器件、组件、部件、模块、整机；电磁兼容元器件、材料、设备；微波 CAD、EDA 软件、开发测试仿真工具；微波、光纤仪器仪表。欢迎国外高科技微波、光纤厂商将优秀产品介绍到中国、共同开拓市场。长期大量现货专业批发高频、微波、卫星、光纤、电视、CATV 器件： 晶振、VCO、连接器、PIN 开关、变容二极管、开关二极管、低噪晶体管、功率电阻及电容、放大器、功率管、MMIC、混频器、耦合器、功分器、振荡器、合成器、衰减器、滤波器、隔离器、环行器、移相器、调制解调器；光电子元器件和组件：红外发射管、红外接收管、光电开关、光敏管、发光二极管和发光二极管组件、半导体激光二极管和激光器组件、光电探测器和光接收组件、光发射接收模块、光纤激光器和光放大器、光调制器、光开关、DWDM 用光发射和接收器件、用户接入系统光光收发器件与模块、光纤连接器、光纤跳线/尾纤、光衰减器、光纤适 配器、光隔离器、光耦合器、光环行器、光复用器/转换器；无线收发芯片和模组、蓝牙芯片和模组。

更多产品请看本公司产品专用销售网站:

商斯达微波光电产品网:HTTP://www.rfoe.net/

商斯达中国传感器科技信息网：http://www.sensor-ic.com/

商斯达工控安防网：http://www.pc-ps.net/

商斯达电子元器件网：http://www.sunstare.com/

商斯达消费电子产品网://www.icasic.com/

商斯达实业科技产品网://www.sunstars.cn/ *射频微波光电元器件销售热线:*

地址：深圳市福田区福华路福庆街鸿图大厦 1602 室

电话：0755-83396822 83397033 83398585 82884100

传真：0755-83376182 （0）13823648918 MSN: SUNS8888@hotmail.com

邮编：518033 E-mail:szss20@163.com QQ: 195847376

深圳赛格展销部：深圳华强北路赛格电子市场 2583 号 电话：0755-83665529 25059422

技术支持: 0755-83394033 13501568376

欢迎索取免费详细资料、设计指南和光盘 ；产品凡多，未能尽录，欢迎来电查询。

北京分公司：北京海淀区知春路 132 号中发电子大厦 3097 号

TEL：010-81159046 82615020 13501189838 FAX：010-62543996

上海分公司：上海市北京东路 668 号上海赛格电子市场 D125 号

TEL：021-28311762 56703037 13701955389 FAX：021-56703037

西安分公司：西安高新开发区 20 所(中国电子科技集团导航技术研究所)

西安劳动南路 88 号电子商城二楼 D23 号

TEL：029-81022619 13072977981 FAX:029-88789382