



Product Specification

PE3293

Product Description

The PE3293 is a dual fractional-N phase-lock loop (PLL) IC designed for frequency synthesis, developed on Peregrine's UltraCMOS™ process technology. Each PLL includes a prescaler, phase detector, charge pump and on-board fractional spur compensation.

The patented spur compensation circuitry designed into the device ensures superior spur performance over the full temperature and VCO tuning range.

The PE3293 provides fractional-N division with power-of-two denominator values up to 32. This allows comparison frequencies up to 32 times the channel spacing, providing a lower phase noise floor than integer PLLs. The 32/33 RF prescaler (PLL1) operates up to 1800 MHz and the 16/17 IF prescaler (PLL2) operates up to 550 MHz.

The PE3293 Phase Locked-Loop is manufactured on Peregrine's UltraCMOS™ process, a patented variation of silicon-on-insulator (SOI) technology on a sapphire substrate, offering the performance of GaAs with the economy and integration of conventional CMOS.

Figure 1. Block Diagram






Figure 2. Pin Configurations (Top View)

Figure 3. Package Type
20-lead TSSOP

Table 1. Pin Descriptions

Pin No.	Pin Name	Type	Description
1	N / C		No connect.
2	V _{DD}	(Note 1)	Power supply voltage input. Input may range from 2.7 V to 3.3 V. A bypass capacitor should be placed as close as possible to this pin and be connected directly to the ground plane.
3	CP1	Output	Internal charge-pump output from PLL1 for connection to a loop filter for driving the input of an external VCO.
4	GND		Ground.
5	f _{in} 1	Input	Prescaler input from the PLL1 (RF) VCO. Maximum frequency is 1.8 GHz.
6	Dec1		Power supply decoupling pin for PLL1. A capacitor should be placed as close as possible to this pin and be connected directly to the ground plane.
7	V _{DD} 1		PLL1 prescaler power supply. 3.3 kohm resistor to V _{DD} .
8	f _r	Input	Reference frequency input.
9	GND		Ground.
10	f _{oLD}	Output	Multiplexed output of the PLL1 and PLL2 main counters or reference counters, Lock Detect signals, and data out of the shift register. CMOS output (see Table 11, f _{oLD} Programming Truth Table).
11	Clock	Input	CMOS clock input. Serial data for the various counters is clocked in on the rising edge into the 21-bit shift register.
12	Data	Input	Binary serial data input. CMOS input data entered MSB first. The two LSBs are the control bits.
13	LE	Input	Load Enable CMOS input. When LE is high, data word stored in the 21-bit serial shift register is loaded into one of the four appropriate latches (as assigned by the control bits).
14	V _{DD} 2	Output	PLL2 prescaler power supply. 3.3 kΩ resistor to V _{DD} .
15	Dec2	Output	Power supply decoupling pin for PLL2. A capacitor should be placed as close as possible to this pin and be connected directly to the ground plane.
16	f _{in} 2	Input	Prescaler input from the PLL2 (IF) VCO. Maximum frequency is 550 MHz.
17	GND		Ground.
18	CP2	Output	Internal charge-pump output for PLL2. For connection to a loop filter for driving the input of an external VCO.
19	V _{DD}	(Note 1)	Same as pin 2.
20	V _{DD}	(Note 1)	Same as pin 2.

Note 1: V_{DD} pins 2, 19, and 20 are connected by diodes and must be supplied with the same voltage level.

PE3293 Description

The PE3293 is intended for such applications as the local oscillator for the RF and first IF of dual-conversion transceivers. The RF PLL (PLL1) includes a 32/33 prescaler with a 1800 MHz maximum frequency of operation, where the IF PLL (PLL2) incorporates a 16/17 prescaler with a 550 MHz maximum frequency of operation. Using an advanced fractional-N phase-locked loop technique, the PE3293 can generate a stable, very low phase-noise signal. The dual fractional architecture allows fine resolution in both PLLs, with no degradation in phase noise performance.

Data is transferred into the PE3293 via a three-wire interface (Data, Clock, LE). Supply voltage can range from 2.7 to 3.3 volts for V_{DD} . PE3293

features very low power consumption and is available in a 20-lead TSSOP (JEDEC MO-153-AC) package.

Spurious Response

A critical parameter for synthesizer designs is spurious output. Spurs occur at the integer multiples of the step size away from center tone. An important feature of fractional synthesizers is their ability to reduce these spurious sidebands. The PE3293 has a built-in method for reducing these spurs, with no external components or tuning required. In addition, this circuitry works over the full commercial temperature and VCO tuning range.

Table 3. Absolute Maximum Ratings

Symbol	Parameter/Conditions	Min	Max	Units
V_{DD}	Supply voltage	-0.3	4.0	V
V_{DD1}, V_{DD2}	Prescaler supply voltage	-0.3	V_{DD}	V
V_I	Voltage on any input	-0.3	$V_{DD} + 0.3$	V
I_I	DC into any input	-10	+10	mA
T_{stg}	Storage temperature range	-65	150	°C

Absolute Maximum Ratings are those values listed in the above table. Exceeding these values may cause permanent device damage.

Functional operation should be restricted to the limits in the DC and AC Characteristics table.

Exposure to absolute maximum ratings for extended periods may affect device reliability.

Table 4. Operating Ratings

Symbol	Parameter/Conditions	Min	Max	Units
V_{DD}	Supply voltage	2.7	3.3	V
V_{DD1}, V_{DD2}	Prescaler supply voltage	0.8	V_{DD}	°C
T_A	Operating ambient temperature range	-40	85	°C

Table 5. ESD Ratings

Symbol	Parameter/Conditions	Level	Units
V_{ESD}	ESD voltage human body model	2000	V

Note 1: Periodically sampled, not 100% tested. Tested per MIL-STD-883, M3015 C2

Electrostatic Discharge (ESD) Precautions

When handling this UltraCMOS™ device, observe the same precautions that you would use with other ESD-sensitive devices. Although this device contains circuitry to protect it from damage due to ESD, precautions should be taken to avoid exceeding the specified rating in Table 5.

Latch-Up Avoidance

Unlike conventional CMOS devices, UltraCMOS™ devices are immune to latch-up.

Table 6. DC Characteristics: $V_{DD} = 3.0 \text{ V}$, $-40^\circ \text{ C} < T_A < 85^\circ \text{ C}$, unless otherwise specified

Symbol	Parameter	Conditions	Min	Typ	Max	Units
I_{DD}	3 V supply current	$C_{10}, C_{20} = 00$ (both PLLs on)		4.0		mA
I_{stby}	Total standby current			5.0	50	μA
Digital inputs: Clock, Data, LE						
V_{IH}	High level input voltage	$V_{DD} = 2.7 \text{ to } 3.3 \text{ volts}$	$0.7 \times V_{DD}$			V
V_{IL}	Low level input voltage	$V_{DD} = 2.7 \text{ to } 3.3 \text{ volts}$			$0.3 \times V_{DD}$	V
I_{IH}	High level input current	$V_{IH} = V_{DD} = 3.3 \text{ volts}$	-1		+1	μA
I_{IL}	Low level input current	$V_{IL} = 0, V_{DD} = 3.3 \text{ volts}$	-1		+1	μA
Reference Divider input: f_r						
I_{IHR}	Input current	$V_{IH} = V_{DD} = 3.3 \text{ volts}$			+25	μA
I_{ILR}	Input current	$V_{IL} = 0, V_{DD} = 3.3 \text{ volts}$	-25			μA
Digital output: f_{oLD}						
V_{OLD}	Output voltage LOW	$I_{out} = 1 \text{ mA}$			0.4	V
V_{OHD}	Output voltage HIGH	$I_{out} = -1 \text{ mA}$	$V_{DD} - 0.4$			V
Charge Pump outputs: CP1, CP2						
$I_{CP - \text{Source}}$	Drive current	$V_{CP} = V_{DD} / 2$		-70		μA
$I_{CP - \text{Sink}}$				-70		μA
I_{CPL}	Leakage current	$0.5 \text{ V} < V_{CP} < V_{DD} - 0.5 \text{ volt}$	-5		5	nA
$I_{CP - \text{Source vs.}}$	Sink vs. source mismatch	$V_{CP} = V_{DD} / 2, T_A = 25^\circ \text{ C}$			10	%
$I_{CP} \text{ vs. } T_A$	Output current vs. temperature	$V_{CP} = V_{DD} / 2$		10		%
$I_{CP} \text{ vs. } V_{CP}$	Output current magnitude variation vs. voltage	$0.5 \text{ V} < V_{CP} < V_{DD} - 0.5 \text{ volt}, T_A = 25^\circ \text{ C}$		10		%

Table 7. AC Characteristics: $V_{DD} = 3.0 \text{ V}$, $-40^\circ \text{ C} < T_A < 85^\circ \text{ C}$, unless otherwise specified

Symbol	Parameter	Conditions	Min	Max	Units
Control Interface and Latches (see figure 6)					
f_{Clock}	Serial data clock frequency			10	MHz
t_{ClockH}	Serial clock HIGH time		50		ns
t_{ClockL}	Serial clock LOW time		50		ns
t_{DSU}	Data set-up time to Clock rising edge		50		ns
t_{DHLD}	Data hold time after Clock rising edge		10		ns
t_{LEW}	LE pulse width		50		ns
t_{CLE}	Clock falling edge to LE rising edge		50		ns
t_{LEC}	LE falling edge to Clock rising edge		50		ns
$t_{Data\ Out}$	Data Out delay after Clock falling edge (f_{oLD} pin)	$C_L = 50 \text{ pf}$		90	ns
Main Divider (Including Prescaler)					
f_{in1}	Operating frequency		300	1800	MHz
f_{in2}	Operating frequency		45	550	MHz
Pf_{in1}	Input level range	External AC coupling	-7	5	dBm
Pf_{in2}	Input level range	External AC coupling	-10	5	dBm
f_c	Comparison frequency			10	MHz
Reference Divider					
f_r	Operating frequency			50	MHz
V_{fr}	Input sensitivity	External AC coupling (note 1)	0.5		V_{P-P}

Note 1: CMOS logic levels may be used if DC coupled.

Functional Description

The Functional Block Diagram in Figure 5 shows a 21-bit serial control register, a multiplexed output, and PLL sections PLL1 and PLL2. Each PLL contains a fractional-N main counter chain, a reference counter, a phase detector, and an internal charge pump with on-chip fractional spur compensation. Each fractional-N main counter chain includes an internal dual modulus prescaler, supporting counters, and a fractional accumulator.

Serial input data is clocked on the rising edge of Clock, MSB first. The last two bits are the address bits that determine the register address. Data is transferred into the counters as shown in Table 8, PE3293 Register Set. If the f_{oLD} pin is configured as data out, then the contents of shift register bit S_{20} are clocked on the falling edge of Clock onto the f_{oLD} pin. This feature allows the PE3293 and compatible devices to be connected in a daisy-chain configuration.

The PLL1 (RF) VCO frequency f_{in1} is related to the reference frequency f_r by the following equation:

$$f_{in1} = [(32 \times M_1) + A_1 + (F_1/32)] \times (f_r/R_1)$$

(1) Note that A_1 must be less than or equal to M_1 . Also, f_{in1} must be greater than or equal to $1024 \times (f_r/R_1)$ to obtain contiguous channels.

The PLL2 (IF) VCO frequency f_{in2} is related to the reference frequency f_r by the following equation:

$$f_{in2} = [(16 \times M_2) + A_2 + (F_2/32)] \times (f_r/R_2)$$

(2) Note that A_2 must be less than or equal to M_2 . Also, f_{in2} must be greater than or equal to $256 \times (f_r / R_2)$ to obtain contiguous channels.

F_1 sets PLL1 fractionality. If F_1 is an even number, the PE3293 automatically reduces the fraction. For example, if $F_1 = 12$, then the fraction $12/32$ is automatically reduced to $3/8$. In this way, fractional denominators of 2, 4, 8, 16 and 32 are available. F_2 sets the fractionality for PLL2 in the same manner.

Figure 4. Functional Block Diagram




Table 8. Register Set

$S_{20}, S_{19}, S_{18}, S_{17}, S_{16}, S_{15}, S_{14}, S_{13}, S_{12}, S_{11}, S_{10}, S_9, S_8, S_7, S_6, S_5, S_4, S_3, S_2, S_1, S_0$

Reserved	Test	PLL2 Synthesizer control					PLL2 Reference counter R ₂ divide ratio								Address		
	0	C ₂₄	C ₂₃	C ₂₂	C ₂₁	C ₂₀	R ₂₈	R ₂₇	R ₂₆	R ₂₅	R ₂₄	R ₂₃	R ₂₂	R ₂₁	R ₂₀	0	0


Res.	PLL2 Main counter M ₂ divide ratio								PLL2 Swallow counter A ₂ divide ratio				PLL2 Fractional counter F ₂ numerator value					Address	
	M ₂₈	M ₂₇	M ₂₆	M ₂₅	M ₂₄	M ₂₃	M ₂₂	M ₂₁	M ₂₀	A ₂₃	A ₂₂	A ₂₁	A ₂₀	F ₂₄	F ₂₃	F ₂₂	F ₂₁	F ₂₀	0

Res.	FlexiPower voltage			PLL1 Synthesizer control					PLL1 Reference counter R ₁ divide ratio								Address	
	P ₂	Res.	P ₁	C ₁₄	C ₁₃	C ₁₂	C ₁₁	C ₁₀	R ₁₈	R ₁₇	R ₁₆	R ₁₅	R ₁₄	R ₁₃	R ₁₂	R ₁₁	R ₁₀	1

PLL1 Main counter M ₁ divide ratio									PLL1 Swallow counter A ₁ divide ratio					PLL1 Fractional counter F ₁ numerator value					Address	
M ₁₈	M ₁₇	M ₁₆	M ₁₅	M ₁₄	M ₁₃	M ₁₂	M ₁₁	M ₁₀	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	F ₁₄	F ₁₃	F ₁₂	F ₁₁	F ₁₀	1	1

↑ MSB (first in) (last in) LSB ↑

Figure 5. Serial Interface Mode Timing Diagram



Programmable Divide Values

(R1, R2, F1, F2, A1, A2, M1, M2)

Data is clocked into the 21-bit shift register, MSB first. When LE is asserted HIGH, data is latched into the registers addressed by the last two bits shifted into the 21-bit register, according to Table 8. For example, to program the PLL1 (RF) swallow counter, A₁, the last two bits shifted into the register (S₀, S₁) would be (1,1). The 5-bit A₁ counter would then be programmed according to Table 9. For normal operation, S₁₆ of address (0,0) (the Test bit) must be programmed to 0 even if PLL2 (IF) is not used.

Table 9. PE3293 Counter Programming Example

Divide Value	MSB	S ₁₁	S ₁₀	S ₉	S ₈	S ₇	LSB	Address
		S ₁₁	S ₁₀	S ₉	S ₈	S ₇	S ₁	S ₀
	A ₁₄	A ₁₃	A ₁	A ₁₁	A ₁₀	1	1	1
0	0	0	0	0	0	1	1	1
1	0	0	0	0	1	1	1	1
2	0	0	0	1	0	1	1	1
-	-	-	-	-	-	1	1	1
31	1	1	1	1	1	1	1	1

Program Modes

Several modes of operation can be programmed with bits C₁₀ - C₁₄ and C₂₀ - C₂₄, including the phase detector polarity, charge pump high impedance, output of the f_oLD pin and power-down modes. The PE3293 modes of operation are shown on Table 10. The truth table for the f_oLD output is shown in Table 11.


Table 10. PE3291 Program Modes

S ₁₅	S ₁₄	S ₁₃	S ₁₂	S ₁₁	S ₁	S ₀
C ₂₄ See Table 11	C ₂₃ See Table 11	C ₂₂ 0 = PLL1 CP normal 1 = PLL1 CP High Z	C ₂₁ (Note 2) 0 = PLL2 Phase Detector inverted 1 = PLL2 Phase Detector normal	C ₂₀ (Note 1) 0 = PLL2 on 1 = PLL2 off	0	0
C ₁₄ See Table 11	C ₁₃ See Table 11	C ₁₂ 0 = PLL1 CP normal 1 = PLL1 CP High Z	C ₁₁ (Note 2) 0 = PLL1 Phase Detector inverted 1 = PLL1 Phase Detector normal	C ₁₀ (Note 1) 0 = PLL1 on 1 = PLL1 off	1	0

Note 1: The PLL1 power-down mode disables all of PLL1's components except the R1 counter and the reference frequency input buffer, with CP1 (pin 3) and fin1 (pin 5) becoming high impedance. The power down of PLL2 has similar results with CP2 (pin 18) and fin2 (pin 16) becoming high impedance. Power down of both PLL1 and PLL2 further disables counters R1 and R2, the reference frequency input, and the foLD output, causing fr (pin 8) and foLD (pin 10) to become high impedance. The Serial Control Interface remains active at all times.

Note 2: The C11 and C21 bits should be set according to the voltage versus frequency slope of the VCO as shown in Figure 7. This relationship presumes the use of a passive loop filter. If an inverting active loop filter is used the relationship is also inverted.

Figure 6. VCO Characteristics



- When VCO1 (RF) slope is positive like (1), C₁₁ should be set HIGH.
- When VCO1 (RF) slope is negative like (2), C₁₁ should be set LOW.
- When VCO2 (IF) slope is positive like (1), C₂₁ should be set HIGH.
- When VCO2 (IF) slope is negative like (2), C₂₁ should be set LOW.

Table 11. f_oLD Programming Truth Table

X = don't care condition

f _o LD Output State	C ₁₄ (PLL1F ₀)	C ₁₃ (PLL1LD)	C ₂₄ (PLL2F ₀)	C ₂₃ (PLL2LD)
Disabled (Note 1)	0	0	0	0
PLL 1 Lock detect (Note 2) (LD1)	0	1	0	0
PLL2 Lock detect (Note 2) (LD2)	0	0	0	1
PLL1 / PLL2 Lock detect (Note 2)	0	1	0	1
PLL1 Reference divider output (f _c 1)	1	X	0	0
PLL2 Reference divider output (f _c 2)	0	X	1	0
PLL1 Programmable divider output (f _p 1)	1	X	0	1
PLL2 Programmable divider output (f _p 2)	0	X	1	1
Serial data out	1	0	1	0
Reserved	1	0	1	1
Reserved	1	1	1	0
Counter reset (Note 3)	1	1	1	1

Note 1: When the f_oLD is disabled the output is a CMOS LOW.

Note 2: Lock detect indicates when the VCO frequency is in "lock". When PLL1 is in lock and PLL1 lock detect is selected, the f_oLD pin will be HIGH with narrow pulses LOW. When PLL2 is in lock and PLL2 lock detect is selected, the f_oLD pin will be HIGH with narrow pulses LOW. When PLL1 / PLL2 lock detect is selected the f_oLD pin will be HIGH with narrow pulses LOW only when both PLL1 and PLL2 are in lock.

Note 3: The counter reset state when activated resets all counters. Upon removal of the reset, counters M, A, and F resume counting in close alignment with the R counter (the maximum error is one prescaler cycle). The reset bits can be activated to allow smooth acquisition upon powering up.

Programming the Prescaler


P₂ and P₁ are used for internal testing of the prescaler and must be programmed with 0,0 for normal PLL operation.

Phase Comparator Characteristics

PLL1 has the timing relationships shown below for f_c1 , f_p1 , LD1, UP1, and DOWN1. When C_{11} = HIGH, UP1 directs the internal PLL1 charge pump to source current and DOWN1 directs the PLL1 internal charge pump to sink current. If C_{11} = LOW, UP1 and DOWN1 are interchanged.

PLL2 has the timing relationships shown below for f_c2 , f_p2 , LD2, UP2, and DOWN2. When C_{21} = HIGH, UP2 directs the internal PLL2 charge pump to source current and DOWN2 directs the PLL2 internal charge pump to sink current. If C_{21} = LOW, UP2 and DOWN2 are interchanged.

Figure 7. Phase Comparator Timing Diagram



Note 1: $f_c1(2)$, $f_p1(2)$, and $LD1(2)$ are accessible via the f_oLD pin per programming in Table 11.

Loop Filter

Second/Third Order Loops

Choosing the optimum loop filter for a design encompasses many trade offs. The rule of thumb for choosing the loop filter bandwidth is 10 percent of the step size. A second order loop ($C_1 C_2 R_2$ and $C_4 C_5 R_5$ in Figure 9 omitting $C_3 R_3 C_6$ and R_6) will provide the least amount of components and the fastest lock times. If lock time is an issue, one might try opening up the loop filter, although if it is too wide, instability will dominate and worsen lock time. If lock time is not an issue, a narrower second order filter will minimize residual FM without requiring additional components.

Third Order loop filters ($C_1 C_2 R_2 C_3 R_3$ and $C_4 C_5 R_5 C_6 R_6$ in Figure 9) provide a good compromise between lock time and residual FM. We have found using a third order loop with 20 dB of rejection at the step size will halve the Residual FM as measured with a similar second order loop, with minimum effect on lock time.

Loop Filter Bandwidth Design Considerations

As part of the spur compensation circuitry, the PE329x series PLLs contain capacitors to ground internal to the charge pump. PLL1 contains a 50 pF capacitor and PLL2 contains a 100 pF capacitor. To ensure accurate loop filter calculations, it is critical that the calculated value of the first shunt capacitor (C_1 & C_4 in Figure 11) be at least 100 pF for PLL1 and 200 pF for PLL2. With this requirement satisfied, the remaining loop components can be calculated.

For a stable loop, it is also important that the loop bandwidth be less than or equal to one tenth of the step size.

Digital Control Lines

Control Line Noise


We have noticed frequency jitter during programming when a low impedance, such as a capacitor to ground, is placed next to any control line pin (clock, data, and load enable). The use of a 51 k Ω resistor in series with the control line will eliminate the problem with no effect to programming time.

Enable Line Voltage

The PE329x series PLLs use a level sensitive load enable. Therefore the digital controller must provide an active low to the part at all times except when the data is to be loaded into the shift register. If the PLL controller does not hold the voltage low, a high impedance resistor to ground should be added to the enable line to ensure stable operation.

5 Volt Operation:

The PE329x series PLLs are not capable of accepting control voltages greater than 3.3 volts. Interface to 5 volt controllers requires the addition of resistor dividers to comply with the 3.3 volt maximum operation voltage.

Figure 8. Application Example

Note 1: For optimum fractional spur and lock-time performance C_2 and C_5 should be polyester (or poly propylene). In addition, the loop filter components must be free from contamination. Contamination will result in poor spur performance. For accurate loop bandwidth, C_1 must be greater than or equal to 100 pF, and C_4 must be greater than or equal to 200 pF.

Figure 9. Package Drawing
20-lead TSSOP (JEDEC MO-153-AC)




Table 14. Ordering Information

Order Code	Part Marking	Description	Package	Shipping Method
3293-11	PE3293	PE3293-20TSSOP-74A	20-lead TSSOP	74 units / Tube
3293-12	PE3293	PE3293-20TSSOP-2000C	20-lead TSSOP	2000 unit / T&R
3293-00	PE3293EK	PE3293-20TSSOP-Eval Kit	Evaluation Kit	1 / Box

Sales Offices

The Americas

Peregrine Semiconductor Corporation

9450 Carroll Park Drive
San Diego, CA 92121
Tel 858-731-9400
Fax 858-731-9499

Europe

Peregrine Semiconductor Europe

Bâtiment Maine
13-15 rue des Quatre Vents
F- 92380 Garches, France
Tel: +33-1-47-41-91-73
Fax : +33-1-47-41-91-73

Space and Defense Products

Americas:

Tel: 505-881-0438
Fax: 505-881-0443

Europe, Asia Pacific:

180 Rue Jean de Guiramand
13852 Aix-En-Provence cedex 3, France
Tel: +33(0) 4 4239 3361
Fax: +33(0) 4 4239 7227

North Asia Pacific

Peregrine Semiconductor K.K.

5A-5, 5F Imperial Tower
1-1-1 Uchisaiwaicho, Chiyoda-ku
Tokyo 100-0011 Japan
Tel: +81-3-3502-5211
Fax: +81-3-3502-5213

Peregrine Semiconductor, Korea

#B-2402, Kolon Tripolis, #210
Geumgok-dong, Bundang-gu, Seongnam-si,
Gyeonggi-do, 463-480 S. Korea
Tel: +82-31-728-4300
Fax: +82-31-728-4305

South Asia Pacific

Peregrine Semiconductor, China

Shanghai, 200040, P.R. China
Tel: +86-21-5836-8276
Fax: +86-21-5836-7652

For a list of representatives in your area, please refer to our Web site at: www.psemi.com

Data Sheet Identification

Advance Information

The product is in a formative or design stage. The data sheet contains design target specifications for product development. Specifications and features may change in any manner without notice.

The information in this data sheet is believed to be reliable. However, Peregrine assumes no liability for the use of this information. Use shall be entirely at the user's own risk.

No patent rights or licenses to any circuits described in this data sheet are implied or granted to any third party.

Peregrine's products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the Peregrine product could create a situation in which personal injury or death might occur. Peregrine assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications.

The Peregrine name, logo, and UTSi are registered trademarks and UltraCMOS and HaRP are trademarks of Peregrine Semiconductor Corp.

Product Specification

The data sheet contains final data. In the event Peregrine decides to change the specifications, Peregrine will notify customers of the intended changes by issuing a DCN (Document Change Notice).

SUNSTAR 商斯达实业集团是集研发、生产、工程、销售、代理经销、技术咨询、信息服务等为一体的高科技企业，是专业高科技电子产品生产厂家，是具有 10 多年历史的专业电子元器件供应商，是中国最早和最大的仓储式连锁规模经营大型综合电子零部件代理分销商之一，是一家专业代理和分销世界各大品牌 IC 芯片和电子元器件的连锁经营综合性国际公司，专业经营进口、国产名厂名牌电子元件，型号、种类齐全。在香港、北京、深圳、上海、西安、成都等全国主要电子市场设有直属分公司和产品展示展销窗口门市部专卖店及代理分销商，已在全国范围内建成强大统一的供货和代理分销网络。我们专业代理经销、开发生产电子元器件、集成电路、传感器、微波光电元器件、工控机/DOC/DOM 电子盘、专用电路、单片机开发、MCU/DSP/ARM/FPGA 软件硬件、二极管、三极管、模块等，是您可靠的一站式现货配套供应商、方案提供商、部件功能模块开发配套商。商斯达实业公司拥有庞大的资料库，有数位毕业于著名高校——有中国电子工业摇篮之称的西安电子科技大学（西军电）并长期从事国防尖端科技研究的高级工程师为您精挑细选、量身订做各种高科技电子元器件，并解决各种技术问题。

微波光电部专业代理经销高频、微波、光纤、光电元器件、组件、部件、模块、整机；电磁兼容元器件、材料、设备；微波 CAD、EDA 软件、开发测试仿真工具；微波、光纤仪器仪表。欢迎国外高科技微波、光纤厂商将优秀产品介绍到中国、共同开拓市场。长期大量现货专业批发高频、微波、卫星、光纤、电视、CATV 器件：晶振、VCO、连接器、PIN 开关、变容二极管、开关二极管、低噪晶体管、功率电阻及电容、放大器、功率管、MMIC、混频器、耦合器、功分器、振荡器、合成器、衰减器、滤波器、隔离器、环行器、移相器、调制解调器；光电子元器件和组件：红外发射管、红外接收管、光电开关、光敏管、发光二极管和发光二极管组件、半导体激光二极管和激光器组件、光电探测器和光接收组件、光发射接收模块、光纤激光器和光放大器、光调制器、光开关、DWDM 用光发射和接收器件、用户接入系统光光收发器件与模块、光纤连接器、光纤跳线/尾纤、光衰减器、光纤适配器、光隔离器、光耦合器、光环行器、光复用器/转换器；无线收发芯片和模组、蓝牙芯片和模组。

更多产品请看本公司产品专用销售网站：

商斯达微波光电产品网：<HTTP://www.rfoe.net/>

商斯达中国传感器科技信息网：<http://www.sensor-ic.com/>

商斯达工控安防网：<http://www.pc-ps.net/>

商斯达电子元器件网：<http://www.sunstare.com/>

商斯达消费电子产品网：<http://www.icasic.com/>

商斯达实业科技产品网：<http://www.sunstars.cn/> 射频微波光电元器件销售热线：

地址：深圳市福田区福华路福庆街鸿图大厦 1602 室

电话：0755-83396822 83397033 83398585 82884100

传真：0755-83376182 (0) 13823648918 MSN：SUNS8888@hotmail.com

邮编：518033 E-mail：szss20@163.com QQ：195847376

深圳赛格展销部：深圳华强北路赛格电子市场 2583 号 电话：0755-83665529 25059422

技术支持：0755-83394033 13501568376

欢迎索取免费详细资料、设计指南和光盘；产品凡多，未能尽录，欢迎来电查询。

北京分公司：北京海淀区知春路 132 号中发电子大厦 3097 号

TEL：010-81159046 82615020 13501189838 FAX：010-62543996

上海分公司：上海市北京东路 668 号上海赛格电子市场 D125 号

TEL：021-28311762 56703037 13701955389 FAX：021-56703037

西安分公司：西安高新区 20 所(中国电子科技集团导航技术研究所)

西安劳动南路 88 号电子商城二楼 D23 号

TEL：029-81022619 13072977981 FAX:029-88789382