

BAND PASS FILTER FOR AUDIO SPECTRUM ANALYZER DISPLAY

■ GENERAL DESCRIPTION


The NJU7507 is a band pass filter for audio spectrum analyzer display.

It consists of high and low band pass filters, CR oscillation circuit, control circuit and DC transfer circuit.

Each band pass filter using the switched capacitor filter technology operates at the shared time by 7 bands which filter constant is switched by the internal clock. Therefore, the audio signal shared of 7 bands is output from a serial output terminal.

The 14 bands version using the double by the cascade connection is prepared.

■ PACKAGE OUTLINE



NJU7507XD




NJU7507XM

■ FEATURES

- BPF for the audio spectrum analyzer display of the 7 bands
- 14 bands extension is available by the cascade connection
(Version of A : For 7 bands application by the single)
(Version of B : For 14 bands application by the double)
- BPF using the switched capacitor filter technology
- CR oscillation circuit on chip
(External clock input is available)
- Power-on initialization circuit on chip
(External reset input is available)
- C-MOS Technology
- Package Outline — DIP8 / DMP8

■ PIN CONFIGURATION

■ BLOCK DIAGRAM



■ TERMINAL DESCRIPTION

NO.	記号	機能
1	OSC1	External Resistor connecting terminal.
2	OSC2	External Resistor connecting terminal or External clock input terminal.
3	$\overline{\text{RST/CLK0}}$	Both as Reset input terminal and the clock of $(2/3)*f_{\text{osc}}$ output terminal.
4	RD	Trigger signal for reading-out the A _{OUT} of each band output terminal.
5	V _{SS}	GND 0 V
8	V _{DD}	Positive power supply +5.0 V
6	A _{OUT}	Peak voltage of each band output terminal.
7	A _{IN}	Audio signal input terminal.

■ VERSION LINEUP AND PEAK FREQUENCY


The NJU7507 prepares two version of A and B which are different of the peak frequency of each bands. The version of A is recommended for the 7 bands application using the single and the version of B is recommended for the 14 bands using the double by the cascade connection, however, the version of A can be used for the 14 bands using the double and the version of B can be used for the 7 bands using the single.

Band	Peak Frequency (Hz)			
	Using the single		Using the double	
	Version of A	Version of B	Version of A	Version of B
f1a	16k	18k	16k	18k
f1b	—	—	10.7k	12k
f2a	6.3k	8.2k	6.3k	8.2k
f2b	—	—	4.2k	5.5k
f3a	2.5k	3.4k	2.5k	3.4k
f3b	—	—	1.7k	2.3k
f4a	1k	1.5k	1k	1.5k
f4b	—	—	670	1k
f5a	400	600	400	600
f5b	—	—	265	400
f6a	160	240	160	240
f6b	—	—	107	160
f7a	63	95	63	95
f7b	—	—	42*	63


Note) The bands of f1a, f2a, ... f7a correspond to the master side and the bands of f1b, f2b, ... f7b correspond to the slave side at the cascade connection of the double.

Note) It may not be output along the expectation at the peak frequency of * marking, since the sampling time is not enough.

The example of using the single



The example of using the double



■ FUNCTIONAL DESCRIPTION

• Interface to external controller



The example of the interface between the NJU7507 and the external controller is shown below:

(1) Example of the interface to the external controller (Using the single)


After the RST signal from the external controller is input and then the internal circuit is initialized, each band data is output as shown below timing chart:

Since the RD signal is output before each band is switched, the external controller is to count the number of the RD signal and is to recognize the status of the band and is to read the output data from the A_{OUT} terminal through the external A/D converter.


The output type of the external controller connected to the RST/CLKO terminal as the RST input should be the N-channel and open-drain type or the diode should be connected between the RST/CLKO terminal and the output terminal of the external controller, so that the voltage of the RST/CLKO terminal is not gotten over the V_{SS} level.



Since the RD signal is output before 256/f_{osc} of each band switched, the output data should be read out within the limited time as shown right:



If the RST signal which pulse width is more than 4/f_{osc} is input, the internal circuit is initialized and the data of f1 band is output from the A_{OUT} terminal after 52/f_{osc} of the rise edge of the



(2) Example of the interface to the external controller (Using the double)



The 14 bands application is available using the cascade connection of the double NJU7507 as shown below.

After the $\overline{\text{RST}}$ signals from the external controller are input to each of the master and the slave of the NJU7507 and then each internal circuit is initialized, each band data is output as shown below timing chart;

Since the RD signals are output from the master and the slave before each band is switched, the external controller is to count the number of the RD signals and is to recognize the status of the band and is to read the output data from each A_{OUT} terminals through the external A/D converter.

The master clock for the slave is provided with the output signal from the $\overline{\text{RST/CLKO}}$ terminal of the master. The master clock for the slave is stopped when the $\overline{\text{RST}}$ signal is input from the external controller to the master, so that the $\overline{\text{RST/CLKO}}$ terminal of the master is used both as the $\overline{\text{RST}}$ input of the master and the master clock for the slave.


The output type of the external controller connected to each $\overline{\text{RST/CLKO}}$ terminal as the $\overline{\text{RST}}$ input should be the N-channel and open-drain type or the diode's should be connected between each $\overline{\text{RST/CLKO}}$ terminal and the output terminals of the external controller, so that the voltage of each $\overline{\text{RST/CLKO}}$ terminal is not gotten over the V_{SS} level.



5


Since each RD signal of the master and the slave is output before $256/f_{OSC}$ ($256/f_{OSC} \times 3/2$) of each band switched, the output data should be read out within the limited time as shown right;

* The "()" is corresponded to the slave.



If the \overline{RST} signal which pulse width is more than $4/f_{OSC}$ is input to the master, the internal circuit is initialized and the data of f1 band is output from the A_{OUT} terminal of the master after $52/f_{OSC}$ of the rise edge of the \overline{RST} signal.

The \overline{RST} signal for the slave should be set to "L" level while the \overline{RST} signal for the master is "L" level and should keep "L" level more than $6/f_{OSC}$. So the slave operates as same as the master after $78/f_{OSC}$ of the rise edge of the \overline{RST} signal for the slave.



■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	R A T I N G S	UNIT	NOTE
Supply Voltage	V _{DD}	-0.3~+7	V	
Input Voltage	V _{IN}	-0.3~V _{DD} +0.3	V	5
	V _{IO}	-0.3~0		3, 6
Output Voltage	V _{OUT}	-0.3~V _{DD} +0.3	V	
Power Dissipation	P _D	500 (DIP) 300 (DMP)	mW	
Operating Temperature	T _{OPR}	-30~85	°C	
Storage Temperature	T _{STG}	-55~125	°C	

Note 1) If the IC are used on condition above the absolute maximum ratings, the IC may be destroyed. Using the IC within electric characteristics conditions will cause malfunction and poor reliability.

Note 2) All voltage values are specified as V_{SS} = 0V.

Note 3) When the voltage of the RST/CLKO terminal is gotten over the V_{SS} level, the diode should be connected between the RST/CLKO terminal and the external.

Note 4) Decoupling capacitor should be connected between the V_{DD} terminal and the V_{SS} due to the stabilization of the operation.

Note 5) Applied to the A_{IN} or the OSC2 terminals.

Note 6) Applied to the RST/CLKO terminal.

■ ELECTRICAL CHARACTERISTICS

DC CHARACTERISTICS

(V_{DD}=5V, V_{SS}=0V, Ta=25°C)

PARAMETER	SYMBOL	C O N D I T I O N S		MIN	TYP	MAX	UNIT	NOTE
Operating Voltage	V _{DD}			4.5	5.0	6.0	V	
Operating Current	I _{DD}	D _{DD} TERMINAL		—	6.0	12	mA	
Input Leak Current 1	I _{IL1}	A _{IN} TERMINAL	V _{IL1} =0V	0.033	0.05	0.1	mA	
			V _{IH1} =5V	-0.033	-0.05	-0.1		
Input Leak Current 2	I _{IL2}	RST/CLKO TERMINAL	V _{IH2} =0V	0.05	0.1	0.2	mA	
External Clock Input Voltage	V _{ILC}	OSC2 TERMINAL		0	—	1.5	V	
	V _{IHC}			3.5	—	5.0		
Output Voltage 1	V _{OL1}	RD TERMINAL	I _{OL1} =100 μA	0	—	0.5	V	
	V _{OH1}		I _{OH1} =-100 μA	4.5	—	5.0		
Output Voltage 2	V _{OL2}	RST/CLKO TERMINAL	I _{OL1} =100 μA	0	—	0.5	V	
	V _{OH2}		I _{OH1} =-5 μA	4.25	4.5	4.75		
Output Offset Voltage	V _{OS}	A _{OUT} TERMINAL	A _{IN} :OPEN	—	—	500	mV	
BPF Output Voltage	V _{OUT}	A _{OUT} TERMINAL	Sine Wave Input	—	26.0	—	dB	7, 8, 9
			f _{IN} =f1~f7 V _{IN} =200mV _{r-p}		3.5	—		—

Note 7) This specification is tested on condition of f_{CLK}=400KHz (The external clock is input to the OSC2 terminal through the capacitor for AC coupling).

Note 8) Each input frequency of f1 to f7 is referred to the table of the "VERSION LINEUP AND PEAK FREQUENCY".


Note 9) This specification is calculated from "V_{OUT} / V_{IN}".

■ AC CHARACTERISTICS

($V_{DD}=4.5\sim 6.0V$, $V_{SS}=0V$, $T_a=25^\circ C$)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT	NOTE
Oscillation Clock Freq.	f_{OSC}	RST/CLKO Terminal $V_{DD}=5V$	360	400	440	KHz	10
External Clock Frequency	f_{CLK}	RST/CLKO Terminal $V_{ILC}=0V$ $V_{IHC}=V_{DD}$		400	800	KHz	11
RD Pulse Width	t_{PWRD}	RD Terminal	Master	$8/f_{OSC}$ $8/f_{CLK}$		μs	12
			Slave	$12/f_{OSC}$ $12/f_{CLK}$			
RST Pulse Width	t_{PWRS}	RST/CLKO Terminal	Master	$4/f_{OSC}$ $4/f_{CLK}$		μs	13
			Slave	$6/f_{OSC}$ $6/f_{CLK}$			
RST Rise/Fall Time	t_r, t_f	RST/CLKO Terminal			100	nA	13

Note 10) The example for the CR Oscillation




RT: 13K Ω ($\pm 2\%$)
CT: 220pF ($\pm 5\%$)

* The oscillation clock frequency is calculated from the output frequency of the RST/CLKO terminal by 3/2.

5


Note 11) The example for the external clock input




The input signal for the OSC2 terminal should be the condition of the pulse of DUTY50% $\pm 10\%$.

* The oscillation clock frequency is calculated from the output frequency of the RST/CLKO terminal by 3/2.


Note 12) The output wave form of the RD terminal.



Note 13) The input wave form of the RST terminal.




APPLICATION CIRCUIT (1)



- *1) The capacitor for AC coupling connected to the A_{IN} terminal should be needed.
- *2) Connecting the attenuator, the dynamic range of the display can be changed.
- *3) When the voltage of the output terminal of the μCOM gets over the V_{SS} level, the diode should be connected between the RST/CLKO terminal and the output of the μCOM.

APPLICATION CIRCUIT (2)



- *1) The capacitor for AC coupling connected to the A_{IN} terminal should be needed.
- *2) Connecting the attenuator, the dynamic range of the display can be changed.
- *3) When the voltage of the output terminal of the μCOM gets over the V_{SS} level, the diode should be connected between the RST/CLKO terminal and the output of the μCOM.

MEMO

[CAUTION]

The specifications on this databook are only given for information, without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.

SUNSTAR 商斯达实业集团是集研发、生产、工程、销售、代理经销、技术咨询、信息服务等为一体的高科技企业，是专业高科技电子产品生产厂家，是具有 10 多年历史的专业电子元器件供应商，是中国最早和最大的仓储式连锁规模经营大型综合电子零部件代理分销商之一，是一家专业代理和分销世界各大品牌 IC 芯片和电子元器件的连锁经营综合性国际公司，专业经营进口、国产名厂名牌电子元件，型号、种类齐全。在香港、北京、深圳、上海、西安、成都等全国主要电子市场设有直属分公司和产品展示展销窗口门市部专卖店及代理分销商，已在全国范围内建成强大统一的供货和代理分销网络。我们专业代理经销、开发生产电子元器件、集成电路、传感器、微波光电元器件、工控机/DOC/DOM 电子盘、专用电路、单片机开发、MCU/DSP/ARM/FPGA 软件硬件、二极管、三极管、模块等，是您可靠的一站式现货配套供应商、方案提供商、部件功能模块开发配套商。商斯达实业公司拥有庞大的资料库，有数位毕业于著名高校——有中国电子工业摇篮之称的西安电子科技大学（西军电）并长期从事国防尖端科技研究的高级工程师为您精挑细选、量身订做各种高科技电子元器件，并解决各种技术问题。

微波光电部专业代理经销高频、微波、光纤、光电元器件、组件、部件、模块、整机；电磁兼容元器件、材料、设备；微波 CAD、EDA 软件、开发测试仿真工具；微波、光纤仪器仪表。欢迎国外高科技微波、光纤厂商将优秀产品介绍到中国、共同开拓市场。长期大量现货专业批发高频、微波、卫星、光纤、电视、CATV 器件：晶振、VCO、连接器、PIN 开关、变容二极管、开关二极管、低噪晶体管、功率电阻及电容、放大器、功率管、MMIC、混频器、耦合器、功分器、振荡器、合成器、衰减器、滤波器、隔离器、环行器、移相器、调制解调器；光电子元件和组件：红外发射管、红外接收管、光电开关、光敏管、发光二极管和发光二极管组件、半导体激光二极管和激光器组件、光电探测器和光接收组件、光发射接收模块、光纤激光器和光放大器、光调制器、光开关、DWDM 用光发射和接收器件、用户接入系统光收发器件与模块、光纤连接器、光纤跳线/尾纤、光衰减器、光纤适配器、光隔离器、光耦合器、光环行器、光复用器/转换器；无线收发芯片和模组、蓝牙芯片和模组。

更多产品请看本公司产品专用销售网站：

商斯达中国传感器科技信息网：<http://www.sensor-ic.com/>

商斯达工控安防网：<http://www.pc-ps.net/>

商斯达电子元器件网：<http://www.sunstare.com/>

商斯达微波光电产品网：[HTTP://www.rfoe.net/](http://www.rfoe.net/)

商斯达消费电子产品网：<http://www.icasic.com/>

商斯达实业科技产品网：<http://www.sunstars.cn/> 微波元器件销售热线：

地址：深圳市福田区福华路福庆街鸿图大厦 1602 室

电话：0755-82884100 83397033 83396822 83398585

传真：0755-83376182 (0) 13823648918 MSN: SUNS8888@hotmail.com

邮编：518033 E-mail:szss20@163.com QQ: 195847376

深圳赛格展销部：深圳华强北路赛格电子市场 2583 号 电话：0755-83665529 25059422

技术支持：0755-83394033 13501568376

欢迎索取免费详细资料、设计指南和光盘；产品凡多，未能尽录，欢迎来电查询。

北京分公司：北京海淀区知春路 132 号中发电子大厦 3097 号

TEL: 010-81159046 82615020 13501189838 FAX: 010-62543996

上海分公司：上海市北京东路 668 号上海赛格电子市场 D125 号

TEL: 021-28311762 56703037 13701955389 FAX: 021-56703037

西安分公司：西安高新开发区 20 所(中国电子科技集团导航技术研究所)

西安劳动南路 88 号电子商城二楼 D23 号

TEL: 029-81022619 13072977981 FAX:029-88789382