80COMMON x 104RGB LCD DRIVER FOR 4,096-COLOR STN DISPLAY

■ GENERAL DESCRIPTION

The **NJU6818** is an 80COMMON x 104RGB LCD driver for 4,096-color STN display. It contains common drivers, RGB drivers, a serial and a parallel MPU interface circuit, an internal LCD power supply, grayscale palettes and 99,840-bit display data RAM. The segment drivers for RGB (Red, Green, Blue) independently produce optimum 16 grayscales from a built-in 32-grayscale palette, and the LSI achieves 4,096 colors (16x16x16).

In addition, the **NJU6818** operates with a low voltage of 1.7V and a low operating current, therefore it is ideally suited for battery-powered handheld applications.

■ PACKAGE



BUMP CHIP

■ FEATURES

- 4,096-color STN LCD driver
- Built-in LCD Drivers : 80-common Drivers x 104RGB Drivers (312-segment Drivers in B&W)
- Built-in Display Data RAM (DDRAM) : 99,840 bits for Graphic Display
- Programmable Display Mode
  - Variable 16-grayscale Mode : 4,096 Colors
  - Variable 8-grayscale Mode : 256 Colors
  - Fixed 8-grayscale Mode : 256 Colors
  - B&W Mode : Black & White
- 8-/16-bit Parallel Interface Selectable
- 8-/16-bit Bus Length for Display Data Selectable
- 3-/4-line Serial Interface Selectable
- Programmable Duty Ratio and Bias Ratio
- Programmable Internal Voltage Booster : Maximum 6 times
- Programmable Contrast Control : 128-step Electrical Variable Resistor (EVR)
- Various Useful Instructions
- Chip Identification (ID) Function
- Low Operating Current : 450uA Typical at V_{DD}=3V, 4-time Boost, Checker Flag Display
- Low Logic Voltage : 1.7V to 3.3V
- Wide LCD Voltage Range : 5.0V to 18.0V
- C-MOS Technology
- Slim Chip for COG
- Package : Bump Chip / TCP

TABLE OF CONTENTS

■ PAD LOCATION



Chip Center	:X=0um, Y=0um
Chip Size	:X=19.25mm, Y= 2.50mm
Chip Thickness	:625um ± 25um
Bump Pitch	:45um(Min)
Bump Space	: 19um
Bump Size	: 26um x 120um
Bump Height	:17.5um(Typical)
Bump Material	:Au

NOTE1) Multiple PADs with successive numbers are internally connected.
NOTE2) Dummy PADs, symbolized with DUMMY, are electrically open.
NOTE3) The purpose of this drawing is to show the order of PADs. Use "PAD CORDINATE TABLE 1 to 5" for design.





Alignment Mark 1



a : 25µm
b : 50µm

Alignment Mark Coordinates
(-9445, 1070)
(9445, -1070)

Alignment Mark 2



c : 50µm

Alignment Mark Coordinates
(9257, -1068)





Alignment Mark 3



d : 50μm
e : 20μm

Alignment Mark Coordinates
(-9257, -1068)


340: DMY100
342: DMY102
343: COM99
344: COM98
339: DMY99
338: DMY98
337: DMY98
336: DMY98
335: DMY97
334: DMY96
333: DMY95
332: DMY94
331: DMY93
330: C5-
326: C5+
325: DMY92
324: DMY91
323: C5+
319: C6+
318: DMY90
317: DMY89
316: C4-
312: C6-
311: DMY88
310: DMY87
309: C4+
305: C4+
304: DMY86
303: DMY85
302: C3-
298: C3-

■ PAD COORDINATES 1

Chip Size 19,250μm x 2,500μm (Chip Center 0μm x 0μm)

No.	PAD	X(μm)	Y(μm)	No.	PAD	X(μm)	Y(μm)	No.	PAD	X(μm)	Y(μm)
1	DMY_0	-9067.5	-1055	52	DMY_{27}	-6772.5	-1055	103	D_9	-3487.5	-1055
2	DMY_1	-9022.5	-1055	53	RS	-6727.5	-1055	104	DMY_{49}	-3442.5	-1055
3	DMY_2	-8977.5	-1055	54	RS	-6682.5	-1055	105	DMY_{50}	-3307.5	-1055
4	V_{DDA}	-8932.5	-1055	55	DMY_{28}	-6637.5	-1055	106	D_{10}	-3262.5	-1055
5	V_{DDA}	-8887.5	-1055	56	DMY_{29}	-6592.5	-1055	107	D_{10}	-3217.5	-1055
6	DMY_3	-8842.5	-1055	57	DMY_{30}	-6547.5	-1055	108	D_{11}	-3082.5	-1055
7	ID_0	-8797.5	-1055	58	DMY_{31}	-6502.5	-1055	109	D_{11}	-3037.5	-1055
8	ID_0	-8752.5	-1055	59	WRB	-6457.5	-1055	110	DMY_{51}	-2992.5	-1055
9	DMY_4	-8707.5	-1055	60	WRB	-6412.5	-1055	111	DMY_{52}	-2857.5	-1055
10	DMY_5	-8662.5	-1055	61	DMY_{32}	-6367.5	-1055	112	D_{12}	-2812.5	-1055
11	DMY_6	-8617.5	-1055	62	DMY_{33}	-6322.5	-1055	113	D_{12}	-2767.5	-1055
12	DMY_7	-8572.5	-1055	63	RDB	-6277.5	-1055	114	D_{13}	-2632.5	-1055
13	ID_1	-8527.5	-1055	64	RDB	-6232.5	-1055	115	D_{13}	-2587.5	-1055
14	ID_1	-8482.5	-1055	65	DMY_{34}	-6187.5	-1055	116	DMY_{53}	-2542.5	-1055
15	DMY_8	-8437.5	-1055	66	DMY_{35}	-6142.5	-1055	117	DMY_{54}	-2407.5	-1055
16	DMY_9	-8392.5	-1055	67	V_{DDA}	-6097.5	-1055	118	D_{14}	-2362.5	-1055
17	ID_2	-8347.5	-1055	68	V_{DDA}	-6052.5	-1055	119	D_{14}	-2317.5	-1055
18	ID_2	-8302.5	-1055	69	DMY_{36}	-6007.5	-1055	120	D_{15}	-2182.5	-1055
19	DMY_{10}	-8257.5	-1055	70	DMY_{37}	-5962.5	-1055	121	D_{15}	-2137.5	-1055
20	DMY_{11}	-8212.5	-1055	71	DMY_{38}	-5917.5	-1055	122	DMY_{55}	-2092.5	-1055
21	DMY_{12}	-8167.5	-1055	72	DMY_{39}	-5872.5	-1055	123	V_{DD}	-1957.5	-1055
22	DMY_{13}	-8122.5	-1055	73	DMY_{40}	-5737.5	-1055	124	V_{DD}	-1912.5	-1055
23	ID_3	-8077.5	-1055	74	D_0/SCL	-5692.5	-1055	125	V_{DD}	-1867.5	-1055
24	ID_3	-8032.5	-1055	75	D_0/SCL	-5647.5	-1055	126	V_{DD}	-1822.5	-1055
25	DMY_{14}	-7987.5	-1055	76	D_1/SDA	-5512.5	-1055	127	V_{DD}	-1777.5	-1055
26	V_{SSA}	-7942.5	-1055	77	D_1/SDA	-5467.5	-1055	128	V_{DD}	-1732.5	-1055
27	V_{SSA}	-7897.5	-1055	78	DMY_{41}	-5422.5	-1055	129	V_{DD}	-1687.5	-1055
28	DMY_{15}	-7852.5	-1055	79	DMY_{42}	-5287.5	-1055	130	V_{DD}	-1642.5	-1055
29	SEL_{68}	-7807.5	-1055	80	D_2	-5242.5	-1055	131	V_{DD}	-1597.5	-1055
30	SEL_{68}	-7762.5	-1055	81	D_2	-5197.5	-1055	132	DMY_{56}	-1372.5	-1055
31	DMY_{16}	-7717.5	-1055	82	D_3/SMODE	-5062.5	-1055	133	CL	-1327.5	-1055
32	DMY_{17}	-7672.5	-1055	83	D_3/SMODE	-5017.5	-1055	134	CL	-1282.5	-1055
33	V_{DDA}	-7627.5	-1055	84	DMY_{43}	-4972.5	-1055	135	FLM	-1147.5	-1055
34	V_{DDA}	-7582.5	-1055	85	DMY_{44}	-4837.5	-1055	136	FLM	-1102.5	-1055
35	DMY_{18}	-7537.5	-1055	86	D_4/SPOL	-4792.5	-1055	137	DMY_{57}	-1057.5	-1055
36	DMY_{19}	-7492.5	-1055	87	D_4/SPOL	-4747.5	-1055	138	DMY_{58}	-922.5	-1055
37	P/S	-7447.5	-1055	88	D_5	-4612.5	-1055	139	FR	-877.5	-1055
38	P/S	-7402.5	-1055	89	D_5	-4567.5	-1055	140	FR	-832.5	-1055
39	DMY_{20}	-7357.5	-1055	90	DMY_{45}	-4522.5	-1055	141	CLK	-697.5	-1055
40	V_{SSA}	-7312.5	-1055	91	DMY_{46}	-4387.5	-1055	142	CLK	-652.5	-1055
41	V_{SSA}	-7267.5	-1055	92	D_6	-4342.5	-1055	143	DMY_{59}	-607.5	-1055
42	DMY_{21}	-7222.5	-1055	93	D_6	-4297.5	-1055	144	DMY_{60}	-472.5	-1055
43	RESB	-7177.5	-1055	94	D_7	-4162.5	-1055	145	OSC_1	-427.5	-1055
44	RESB	-7132.5	-1055	95	D_7	-4117.5	-1055	146	OSC_1	-382.5	-1055
45	DMY_{22}	-7087.5	-1055	96	DMY_{47}	-4072.5	-1055	147	DMY_{61}	-337.5	-1055
46	DMY_{23}	-7042.5	-1055	97	V_{SSA}	-3937.5	-1055	148	DMY_{62}	-292.5	-1055
47	DMY_{24}	-6997.5	-1055	98	V_{SSA}	-3892.5	-1055	149	OSC_2	-157.5	-1055
48	DMY_{25}	-6952.5	-1055	99	DMY_{48}	-3757.5	-1055	150	OSC_2	-112.5	-1055
49	CSB	-6907.5	-1055	100	D_8	-3712.5	-1055	151	V_{SS}	22.5	-1055
50	CSB	-6862.5	-1055	101	D_8	-3667.5	-1055	152	V_{SS}	67.5	-1055
51	DMY_{26}	-6817.5	-1055	102	D_9	-3532.5	-1055	153	V_{SS}	112.5	-1055

■ PAD COORDINATES 2

Chip Size 19,250μm x 2,500μm (Chip Center 0μm x 0μm)

No.	PAD	X(μm)	Y(μm)	No.	PAD	X(μm)	Y(μm)	No.	PAD	X(μm)	Y(μm)
154	V_{SS}	157.5	-1055	205	V_{REG}	2812.5	-1055	256	V_{EE}	5467.5	-1055
155	V_{SS}	202.5	-1055	206	V_{REG}	2857.5	-1055	257	V_{EE}	5512.5	-1055
156	V_{SS}	247.5	-1055	207	V_{REG}	2902.5	-1055	258	DMY_{70}	5647.5	-1055
157	V_{SS}	292.5	-1055	208	V_{REG}	2947.5	-1055	259	DMY_{71}	5692.5	-1055
158	V_{SS}	337.5	-1055	209	V_{REG}	2992.5	-1055	260	DMY_{72}	5737.5	-1055
159	V_{SS}	382.5	-1055	210	V_{REG}	3037.5	-1055	261	DMY_{73}	5782.5	-1055
160	DMY_{63}	517.5	-1055	211	V_{REG}	3082.5	-1055	262	DMY_{74}	5827.5	-1055
161	V_{LCD}	652.5	-1055	212	DMY_{67}	3127.5	-1055	263	C1+	5872.5	-1055
162	V_{LCD}	697.5	-1055	213	V_{REF}	3172.5	-1055	264	C1+	5917.5	-1055
163	V_{LCD}	742.5	-1055	214	V_{REF}	3217.5	-1055	265	C1+	5962.5	-1055
164	V_{LCD}	787.5	-1055	215	V_{REF}	3262.5	-1055	266	C1+	6007.5	-1055
165	V_{LCD}	832.5	-1055	216	V_{REF}	3307.5	-1055	267	C1+	6052.5	-1055
166	V_{LCD}	877.5	-1055	217	V_{REF}	3352.5	-1055	268	DMY_{75}	6097.5	-1055
167	V_{LCD}	922.5	-1055	218	V_{REF}	3397.5	-1055	269	DMY_{76}	6142.5	-1055
168	V_{LCD}	967.5	-1055	219	V_{REF}	3442.5	-1055	270	C1-	6187.5	-1055
169	DMY_{64}	1012.5	-1055	220	V_{REF}	3487.5	-1055	271	C1-	6232.5	-1055
170	V_1	1057.5	-1055	221	DMY_{68}	3532.5	-1055	272	C1-	6277.5	-1055
171	V_1	1102.5	-1055	222	V_{BA}	3577.5	-1055	273	C1-	6322.5	-1055
172	V_1	1147.5	-1055	223	V_{BA}	3622.5	-1055	274	C1-	6367.5	-1055
173	V_1	1192.5	-1055	224	V_{BA}	3667.5	-1055	275	DMY_{77}	6412.5	-1055
174	V_1	1237.5	-1055	225	V_{BA}	3712.5	-1055	276	DMY_{78}	6457.5	-1055
175	V_1	1282.5	-1055	226	V_{BA}	3757.5	-1055	277	C2+	6502.5	-1055
176	V_1	1327.5	-1055	227	V_{BA}	3802.5	-1055	278	C2+	6547.5	-1055
177	V_1	1372.5	-1055	228	V_{BA}	3847.5	-1055	279	C2+	6592.5	-1055
178	V_2	1507.5	-1055	229	V_{BA}	3892.5	-1055	280	C2+	6637.5	-1055
179	V_2	1552.5	-1055	230	DMY_{69}	3937.5	-1055	281	C2+	6682.5	-1055
180	V_2	1597.5	-1055	231	V_{SSH}	3982.5	-1055	282	DMY_{79}	6727.5	-1055
181	V_2	1642.5	-1055	232	V_{SSH}	4027.5	-1055	283	DMY_{80}	6772.5	-1055
182	V_2	1687.5	-1055	233	V_{SSH}	4072.5	-1055	284	C2-	6817.5	-1055
183	V_2	1732.5	-1055	234	V_{SSH}	4117.5	-1055	285	C2-	6862.5	-1055
184	V_2	1777.5	-1055	235	V_{SSH}	4162.5	-1055	286	C2-	6907.5	-1055
185	V_2	1822.5	-1055	236	V_{SSH}	4207.5	-1055	287	C2-	6952.5	-1055
186	DMY_{65}	1867.5	-1055	237	V_{SSH}	4252.5	-1055	288	C2-	6997.5	-1055
187	V_3	1912.5	-1055	238	V_{SSH}	4297.5	-1055	289	DMY_{81}	7042.5	-1055
188	V_3	1957.5	-1055	239	V_{SSH}	4342.5	-1055	290	DMY_{82}	7087.5	-1055
189	V_3	2002.5	-1055	240	V_{OUT}	4567.5	-1055	291	C3+	7132.5	-1055
190	V_3	2047.5	-1055	241	V_{OUT}	4612.5	-1055	292	C3+	7177.5	-1055
191	V_3	2092.5	-1055	242	V_{OUT}	4657.5	-1055	293	C3+	7222.5	-1055
192	V_3	2137.5	-1055	243	V_{OUT}	4702.5	-1055	294	C3+	7267.5	-1055
193	V_3	2182.5	-1055	244	V_{OUT}	4747.5	-1055	295	C3+	7312.5	-1055
194	V_3	2227.5	-1055	245	V_{OUT}	4792.5	-1055	296	DMY_{83}	7357.5	-1055
195	V_4	2362.5	-1055	246	V_{OUT}	4837.5	-1055	297	DMY_{84}	7402.5	-1055
196	V_4	2407.5	-1055	247	V_{OUT}	4882.5	-1055	298	C3-	7447.5	-1055
197	V_4	2452.5	-1055	248	V_{OUT}	4927.5	-1055	299	C3-	7492.5	-1055
198	V_4	2497.5	-1055	249	V_{EE}	5152.5	-1055	300	C3-	7537.5	-1055
199	V_4	2542.5	-1055	250	V_{EE}	5197.5	-1055	301	C3-	7582.5	-1055
200	V_4	2587.5	-1055	251	V_{EE}	5242.5	-1055	302	C3-	7627.5	-1055
201	V_4	2632.5	-1055	252	V_{EE}	5287.5	-1055	303	DMY_{85}	7672.5	-1055
202	V_4	2677.5	-1055	253	V_{EE}	5332.5	-1055	304	DMY_{86}	7717.5	-1055
203	DMY_{66}	2722.5	-1055	254	V_{EE}	5377.5	-1055	305	C4+	7762.5	-1055
204	V_{REG}	2767.5	-1055	255	V_{EE}	5422.5	-1055	306	C4+	7807.5	-1055

■ PAD COORDINATES 3

Chip Size 19,250μm x 2,500μm (Chip Center 0μm x 0μm)

No.	PAD	X(μm)	Y(μm)	No.	PAD	X(μm)	Y(μm)	No.	PAD	X(μm)	Y(μm)
307	C_4+	7852.5	-1055	358	COM_{24}	8257.5	1055	409	$SEGC_7$	5962.5	1055
308	C_4+	7897.5	-1055	359	COM_{23}	8212.5	1055	410	$SEGA_8$	5917.5	1055
309	C_4+	7942.5	-1055	360	COM_{22}	8167.5	1055	411	$SEGB_8$	5872.5	1055
310	DMY_{87}	7987.5	-1055	361	COM_{21}	8122.5	1055	412	$SEGC_8$	5827.5	1055
311	DMY_{88}	8032.5	-1055	362	COM_{20}	8077.5	1055	413	$SEGA_9$	5782.5	1055
312	C_4-	8077.5	-1055	363	COM_{19}	8032.5	1055	414	$SEGB_9$	5737.5	1055
313	C_4-	8122.5	-1055	364	COM_{18}	7987.5	1055	415	$SEGC_9$	5692.5	1055
314	C_4-	8167.5	-1055	365	COM_{17}	7942.5	1055	416	$SEGA_{10}$	5647.5	1055
315	C_4-	8212.5	-1055	366	COM_{16}	7897.5	1055	417	$SEGB_{10}$	5602.5	1055
316	C_4-	8257.5	-1055	367	COM_{15}	7852.5	1055	418	$SEGC_{10}$	5557.5	1055
317	DMY_{89}	8302.5	-1055	368	COM_{14}	7807.5	1055	419	$SEGA_{11}$	5512.5	1055
318	DMY_{90}	8347.5	-1055	369	COM_{13}	7762.5	1055	420	$SEGB_{11}$	5467.5	1055
319	C_5+	8392.5	-1055	370	COM_{12}	7717.5	1055	421	$SEGC_{11}$	5422.5	1055
320	C_5+	8437.5	-1055	371	COM_{11}	7672.5	1055	422	$SEGA_{12}$	5377.5	1055
321	C_5+	8482.5	-1055	372	COM_{10}	7627.5	1055	423	$SEGB_{12}$	5332.5	1055
322	C_5+	8527.5	-1055	373	COM_9	7582.5	1055	424	$SEGC_{12}$	5287.5	1055
323	C_5+	8572.5	-1055	374	COM_8	7537.5	1055	425	$SEGA_{13}$	5242.5	1055
324	DMY_{91}	8617.5	-1055	375	COM_7	7492.5	1055	426	$SEGB_{13}$	5197.5	1055
325	DMY_{92}	8662.5	-1055	376	COM_6	7447.5	1055	427	$SEGC_{13}$	5152.5	1055
326	C_5-	8707.5	-1055	377	COM_5	7402.5	1055	428	$SEGA_{14}$	5107.5	1055
327	C_5-	8752.5	-1055	378	COM_4	7357.5	1055	429	$SEGB_{14}$	5062.5	1055
328	C_5-	8797.5	-1055	379	COM_3	7312.5	1055	430	$SEGC_{14}$	5017.5	1055
329	C_5-	8842.5	-1055	380	COM_2	7267.5	1055	431	$SEGA_{15}$	4972.5	1055
330	C_5-	8887.5	-1055	381	COM_1	7222.5	1055	432	$SEGB_{15}$	4927.5	1055
331	DMY_{93}	8932.5	-1055	382	COM_0	7177.5	1055	433	$SEGC_{15}$	4882.5	1055
332	DMY_{94}	8977.5	-1055	383	DMY_{103}	7132.5	1055	434	$SEGA_{16}$	4837.5	1055
333	DMY_{95}	9022.5	-1055	384	DMY_{104}	7087.5	1055	435	$SEGB_{16}$	4792.5	1055
334	DMY_{96}	9067.5	-1055	385	DMY_{105}	7042.5	1055	436	$SEGC_{16}$	4747.5	1055
335	DMY_{97}	9430	-964	386	$SEGA_0$	6997.5	1055	437	$SEGA_{17}$	4702.5	1055
336	DMY_{98}	9430	-919	387	$SEGB_0$	6952.5	1055	438	$SEGB_{17}$	4657.5	1055
337	DMY_{98}	9430	-874	388	$SEGC_0$	6907.5	1055	439	$SEGC_{17}$	4612.5	1055
338	DMY_{98}	9430	-829	389	$SEGA_1$	6862.5	1055	440	$SEGA_{18}$	4567.5	1055
339	DMY_{99}	9430	-784	390	$SEGB_1$	6817.5	1055	441	$SEGB_{18}$	4522.5	1055
340	DMY_{100}	9067.5	1055	391	$SEGC_1$	6772.5	1055	442	$SEGC_{18}$	4477.5	1055
341	DMY_{101}	9022.5	1055	392	$SEGA_2$	6727.5	1055	443	$SEGA_{19}$	4432.5	1055
342	DMY_{102}	8977.5	1055	393	$SEGB_2$	6682.5	1055	444	$SEGB_{19}$	4387.5	1055
343	COM_{39}	8932.5	1055	394	$SEGC_2$	6637.5	1055	445	$SEGC_{19}$	4342.5	1055
344	COM_{38}	8887.5	1055	395	$SEGA_3$	6592.5	1055	446	$SEGA_{20}$	4297.5	1055
345	COM_{37}	8842.5	1055	396	$SEGB_3$	6547.5	1055	447	$SEGB_{20}$	4252.5	1055
346	COM_{36}	8797.5	1055	397	$SEGC_3$	6502.5	1055	448	$SEGC_{20}$	4207.5	1055
347	COM_{35}	8752.5	1055	398	$SEGA_4$	6457.5	1055	449	$SEGA_{21}$	4162.5	1055
348	COM_{34}	8707.5	1055	399	$SEGB_4$	6412.5	1055	450	$SEGB_{21}$	4117.5	1055
349	COM_{33}	8662.5	1055	400	$SEGC_4$	6367.5	1055	451	$SEGC_{21}$	4072.5	1055
350	COM_{32}	8617.5	1055	401	$SEGA_5$	6322.5	1055	452	$SEGA_{22}$	4027.5	1055
351	COM_{31}	8572.5	1055	402	$SEGB_5$	6277.5	1055	453	$SEGB_{22}$	3982.5	1055
352	COM_{30}	8527.5	1055	403	$SEGC_5$	6232.5	1055	454	$SEGC_{22}$	3937.5	1055
353	COM_{29}	8482.5	1055	404	$SEGA_6$	6187.5	1055	455	$SEGA_{23}$	3892.5	1055
354	COM_{28}	8437.5	1055	405	$SEGB_6$	6142.5	1055	456	$SEGB_{23}$	3847.5	1055
355	COM_{27}	8392.5	1055	406	$SEGC_6$	6097.5	1055	457	$SEGC_{23}$	3802.5	1055
356	COM_{26}	8347.5	1055	407	$SEGA_7$	6052.5	1055	458	$SEGA_{24}$	3757.5	1055
357	COM_{25}	8302.5	1055	408	$SEGB_7$	6007.5	1055	459	$SEGB_{24}$	3712.5	1055

■ PAD COORDINATES 4

Chip Size 19,250μm x 2,500μm (Chip Center 0μm x 0μm)

No.	PAD	X(μm)	Y(μm)	No.	PAD	X(μm)	Y(μm)	No.	PAD	X(μm)	Y(μm)
460	$SEGC_{24}$	3667.5	1055	511	$SEGC_{41}$	1372.5	1055	562	$SEGC_{58}$	-922.5	1055
461	$SEGA_{25}$	3622.5	1055	512	$SEGA_{42}$	1327.5	1055	563	$SEGA_{59}$	-967.5	1055
462	$SEGB_{25}$	3577.5	1055	513	$SEGB_{42}$	1282.5	1055	564	$SEGB_{59}$	-1012.5	1055
463	$SEGC_{25}$	3532.5	1055	514	$SEGC_{42}$	1237.5	1055	565	$SEGC_{59}$	-1057.5	1055
464	$SEGA_{26}$	3487.5	1055	515	$SEGA_{43}$	1192.5	1055	566	$SEGA_{60}$	-1102.5	1055
465	$SEGB_{26}$	3442.5	1055	516	$SEGB_{43}$	1147.5	1055	567	$SEGB_{60}$	-1147.5	1055
466	$SEGC_{26}$	3397.5	1055	517	$SEGC_{43}$	1102.5	1055	568	$SEGC_{60}$	-1192.5	1055
467	$SEGA_{27}$	3352.5	1055	518	$SEGA_{44}$	1057.5	1055	569	$SEGA_{61}$	-1237.5	1055
468	$SEGB_{27}$	3307.5	1055	519	$SEGB_{44}$	1012.5	1055	570	$SEGB_{61}$	-1282.5	1055
469	$SEGC_{27}$	3262.5	1055	520	$SEGC_{44}$	967.5	1055	571	$SEGC_{61}$	-1327.5	1055
470	$SEGA_{28}$	3217.5	1055	521	$SEGA_{45}$	922.5	1055	572	$SEGA_{62}$	-1372.5	1055
471	$SEGB_{28}$	3172.5	1055	522	$SEGB_{45}$	877.5	1055	573	$SEGB_{62}$	-1417.5	1055
472	$SEGC_{28}$	3127.5	1055	523	$SEGC_{45}$	832.5	1055	574	$SEGC_{62}$	-1462.5	1055
473	$SEGA_{29}$	3082.5	1055	524	$SEGA_{46}$	787.5	1055	575	$SEGA_{63}$	-1507.5	1055
474	$SEGB_{29}$	3037.5	1055	525	$SEGB_{46}$	742.5	1055	576	$SEGB_{63}$	-1552.5	1055
475	$SEGC_{29}$	2992.5	1055	526	$SEGC_{46}$	697.5	1055	577	$SEGC_{63}$	-1597.5	1055
476	$SEGA_{30}$	2947.5	1055	527	$SEGA_{47}$	652.5	1055	578	$SEGA_{64}$	-1642.5	1055
477	$SEGB_{30}$	2902.5	1055	528	$SEGB_{47}$	607.5	1055	579	$SEGB_{64}$	-1687.5	1055
478	$SEGC_{30}$	2857.5	1055	529	$SEGC_{47}$	562.5	1055	580	$SEGC_{64}$	-1732.5	1055
479	$SEGA_{31}$	2812.5	1055	530	$SEGA_{48}$	517.5	1055	581	$SEGA_{65}$	-1777.5	1055
480	$SEGB_{31}$	2767.5	1055	531	$SEGB_{48}$	472.5	1055	582	$SEGB_{65}$	-1822.5	1055
481	$SEGC_{31}$	2722.5	1055	532	$SEGC_{48}$	427.5	1055	583	$SEGC_{65}$	-1867.5	1055
482	$SEGA_{32}$	2677.5	1055	533	$SEGA_{49}$	382.5	1055	584	$SEGA_{66}$	-1912.5	1055
483	$SEGB_{32}$	2632.5	1055	534	$SEGB_{49}$	337.5	1055	585	$SEGB_{66}$	-1957.5	1055
484	$SEGC_{32}$	2587.5	1055	535	$SEGC_{49}$	292.5	1055	586	$SEGC_{66}$	-2002.5	1055
485	$SEGA_{33}$	2542.5	1055	536	$SEGA_{50}$	247.5	1055	587	$SEGA_{67}$	-2047.5	1055
486	$SEGB_{33}$	2497.5	1055	537	$SEGB_{50}$	202.5	1055	588	$SEGB_{67}$	-2092.5	1055
487	$SEGC_{33}$	2452.5	1055	538	$SEGC_{50}$	157.5	1055	589	$SEGC_{67}$	-2137.5	1055
488	$SEGA_{34}$	2407.5	1055	539	$SEGA_{51}$	112.5	1055	590	$SEGA_{68}$	-2182.5	1055
489	$SEGB_{34}$	2362.5	1055	540	$SEGB_{51}$	67.5	1055	591	$SEGB_{68}$	-2227.5	1055
490	$SEGC_{34}$	2317.5	1055	541	$SEGC_{51}$	22.5	1055	592	$SEGC_{68}$	-2272.5	1055
491	$SEGA_{35}$	2272.5	1055	542	$SEGA_{52}$	-22.5	1055	593	$SEGA_{69}$	-2317.5	1055
492	$SEGB_{35}$	2227.5	1055	543	$SEGB_{52}$	-67.5	1055	594	$SEGB_{69}$	-2362.5	1055
493	$SEGC_{35}$	2182.5	1055	544	$SEGC_{52}$	-112.5	1055	595	$SEGC_{69}$	-2407.5	1055
494	$SEGA_{36}$	2137.5	1055	545	$SEGA_{53}$	-157.5	1055	596	$SEGA_{70}$	-2452.5	1055
495	$SEGB_{36}$	2092.5	1055	546	$SEGB_{53}$	-202.5	1055	597	$SEGB_{70}$	-2497.5	1055
496	$SEGC_{36}$	2047.5	1055	547	$SEGC_{53}$	-247.5	1055	598	$SEGC_{70}$	-2542.5	1055
497	$SEGA_{37}$	2002.5	1055	548	$SEGA_{54}$	-292.5	1055	599	$SEGA_{71}$	-2587.5	1055
498	$SEGB_{37}$	1957.5	1055	549	$SEGB_{54}$	-337.5	1055	600	$SEGB_{71}$	-2632.5	1055
499	$SEGC_{37}$	1912.5	1055	550	$SEGC_{54}$	-382.5	1055	601	$SEGC_{71}$	-2677.5	1055
500	$SEGA_{38}$	1867.5	1055	551	$SEGA_{55}$	-427.5	1055	602	$SEGA_{72}$	-2722.5	1055
501	$SEGB_{38}$	1822.5	1055	552	$SEGB_{55}$	-472.5	1055	603	$SEGB_{72}$	-2767.5	1055
502	$SEGC_{38}$	1777.5	1055	553	$SEGC_{55}$	-517.5	1055	604	$SEGC_{72}$	-2812.5	1055
503	$SEGA_{39}$	1732.5	1055	554	$SEGA_{56}$	-562.5	1055	605	$SEGA_{73}$	-2857.5	1055
504	$SEGB_{39}$	1687.5	1055	555	$SEGB_{56}$	-607.5	1055	606	$SEGB_{73}$	-2902.5	1055
505	$SEGC_{39}$	1642.5	1055	556	$SEGC_{56}$	-652.5	1055	607	$SEGC_{73}$	-2947.5	1055
506	$SEGA_{40}$	1597.5	1055	557	$SEGA_{57}$	-697.5	1055	608	$SEGA_{74}$	-2992.5	1055
507	$SEGB_{40}$	1552.5	1055	558	$SEGB_{57}$	-742.5	1055	609	$SEGB_{74}$	-3037.5	1055
508	$SEGC_{40}$	1507.5	1055	559	$SEGC_{57}$	-787.5	1055	610	$SEGC_{74}$	-3082.5	1055
509	$SEGA_{41}$	1462.5	1055	560	$SEGA_{58}$	-832.5	1055	611	$SEGA_{75}$	-3127.5	1055
510	$SEGB_{41}$	1417.5	1055	561	$SEGB_{58}$	-877.5	1055	612	$SEGB_{75}$	-3172.5	1055

■ PAD COORDINATES 5

Chip Size 19,250μm x 2,500μm (Chip Center 0μm x 0μm)

No.	PAD	X(μm)	Y(μm)	No.	PAD	X(μm)	Y(μm)	No.	PAD	X(μm)	Y(μm)
613	$SEGC_{75}$	-3217.5	1055	664	$SEGC_{92}$	-5512.5	1055	715	COM_{54}	-7807.5	1055
614	$SEGA_{76}$	-3262.5	1055	665	$SEGA_{93}$	-5557.5	1055	716	COM_{55}	-7852.5	1055
615	$SEGB_{76}$	-3307.5	1055	666	$SEGB_{93}$	-5602.5	1055	717	COM_{56}	-7897.5	1055
616	$SEGC_{76}$	-3352.5	1055	667	$SEGC_{93}$	-5647.5	1055	718	COM_{57}	-7942.5	1055
617	$SEGA_{77}$	-3397.5	1055	668	$SEGA_{94}$	-5692.5	1055	719	COM_{58}	-7987.5	1055
618	$SEGB_{77}$	-3442.5	1055	669	$SEGB_{94}$	-5737.5	1055	720	COM_{59}	-8032.5	1055
619	$SEGC_{77}$	-3487.5	1055	670	$SEGC_{94}$	-5782.5	1055	721	COM_{60}	-8077.5	1055
620	$SEGA_{78}$	-3532.5	1055	671	$SEGA_{95}$	-5827.5	1055	722	COM_{61}	-8122.5	1055
621	$SEGB_{78}$	-3577.5	1055	672	$SEGB_{95}$	-5872.5	1055	723	COM_{62}	-8167.5	1055
622	$SEGC_{78}$	-3622.5	1055	673	$SEGC_{95}$	-5917.5	1055	724	COM_{63}	-8212.5	1055
623	$SEGA_{79}$	-3667.5	1055	674	$SEGA_{96}$	-5962.5	1055	725	COM_{64}	-8257.5	1055
624	$SEGB_{79}$	-3712.5	1055	675	$SEGB_{96}$	-6007.5	1055	726	COM_{65}	-8302.5	1055
625	$SEGC_{79}$	-3757.5	1055	676	$SEGC_{96}$	-6052.5	1055	727	COM_{66}	-8347.5	1055
626	$SEGA_{80}$	-3802.5	1055	677	$SEGA_{97}$	-6097.5	1055	728	COM_{67}	-8392.5	1055
627	$SEGB_{80}$	-3847.5	1055	678	$SEGB_{97}$	-6142.5	1055	729	COM_{68}	-8437.5	1055
628	$SEGC_{80}$	-3892.5	1055	679	$SEGC_{97}$	-6187.5	1055	730	COM_{69}	-8482.5	1055
629	$SEGA_{81}$	-3937.5	1055	680	$SEGA_{98}$	-6232.5	1055	731	COM_{70}	-8527.5	1055
630	$SEGB_{81}$	-3982.5	1055	681	$SEGB_{98}$	-6277.5	1055	732	COM_{71}	-8572.5	1055
631	$SEGC_{81}$	-4027.5	1055	682	$SEGC_{98}$	-6322.5	1055	733	COM_{72}	-8617.5	1055
632	$SEGA_{82}$	-4072.5	1055	683	$SEGA_{99}$	-6367.5	1055	734	COM_{73}	-8662.5	1055
633	$SEGB_{82}$	-4117.5	1055	684	$SEGB_{99}$	-6412.5	1055	735	COM_{74}	-8707.5	1055
634	$SEGC_{82}$	-4162.5	1055	685	$SEGC_{99}$	-6457.5	1055	736	COM_{75}	-8752.5	1055
635	$SEGA_{83}$	-4207.5	1055	686	$SEGA_{100}$	-6502.5	1055	737	COM_{76}	-8797.5	1055
636	$SEGB_{83}$	-4252.5	1055	687	$SEGB_{100}$	-6547.5	1055	738	COM_{77}	-8842.5	1055
637	$SEGC_{83}$	-4297.5	1055	688	$SEGC_{100}$	-6592.5	1055	739	COM_{78}	-8887.5	1055
638	$SEGA_{84}$	-4342.5	1055	689	$SEGA_{101}$	-6637.5	1055	740	COM_{79}	-8932.5	1055
639	$SEGB_{84}$	-4387.5	1055	690	$SEGB_{101}$	-6682.5	1055	741	DMY_{109}	-8977.5	1055
640	$SEGC_{84}$	-4432.5	1055	691	$SEGC_{101}$	-6727.5	1055	742	DMY_{110}	-9022.5	1055
641	$SEGA_{85}$	-4477.5	1055	692	$SEGA_{102}$	-6772.5	1055	743	DMY_{111}	-9067.5	1055
642	$SEGB_{85}$	-4522.5	1055	693	$SEGB_{102}$	-6817.5	1055	744	DMY_{112}	-9430	-784
643	$SEGC_{85}$	-4567.5	1055	694	$SEGC_{102}$	-6862.5	1055	745	DMY_{113}	-9430	-829
644	$SEGA_{86}$	-4612.5	1055	695	$SEGA_{103}$	-6907.5	1055	746	DMY_{113}	-9430	-874
645	$SEGB_{86}$	-4657.5	1055	696	$SEGB_{103}$	-6952.5	1055	747	DMY_{113}	-9430	-919
646	$SEGC_{86}$	-4702.5	1055	697	$SEGC_{103}$	-6997.5	1055	748	DMY_{114}	-9430	-964
647	$SEGA_{87}$	-4747.5	1055	698	DMY_{106}	-7042.5	1055	749			
648	$SEGB_{87}$	-4792.5	1055	699	DMY_{107}	-7087.5	1055	750			
649	$SEGC_{87}$	-4837.5	1055	700	DMY_{108}	-7132.5	1055	751			
650	$SEGA_{88}$	-4882.5	1055	701	COM_{40}	-7177.5	1055	752			
651	$SEGB_{88}$	-4927.5	1055	702	COM_{41}	-7222.5	1055	753			
652	$SEGC_{88}$	-4972.5	1055	703	COM_{42}	-7267.5	1055	754			
653	$SEGA_{89}$	-5017.5	1055	704	COM_{43}	-7312.5	1055	755			
654	$SEGB_{89}$	-5062.5	1055	705	COM_{44}	-7357.5	1055	756			
655	$SEGC_{89}$	-5107.5	1055	706	COM_{45}	-7402.5	1055	757			
656	$SEGA_{90}$	-5152.5	1055	707	COM_{46}	-7447.5	1055	758			
657	$SEGB_{90}$	-5197.5	1055	708	COM_{47}	-7492.5	1055	759			
658	$SEGC_{90}$	-5242.5	1055	709	COM_{48}	-7537.5	1055	760			
659	$SEGA_{91}$	-5287.5	1055	710	COM_{49}	-7582.5	1055	761			
660	$SEGB_{91}$	-5332.5	1055	711	COM_{50}	-7627.5	1055	762			
661	$SEGC_{91}$	-5377.5	1055	712	COM_{51}	-7672.5	1055	763			
662	$SEGA_{92}$	-5422.5	1055	713	COM_{52}	-7717.5	1055	764			
663	$SEGB_{92}$	-5467.5	1055	714	COM_{53}	-7762.5	1055	765			

■ BLOCK DIAGRAM



■ LCD POWER SUPPLY BLOCK DIAGRAM



■ TERMINAL DESCRIPTION 1

No.	Terminal	I/O	Function
123~131	V_{DD}	Power	Power Supply for Logic Circuits
151~159	V_{SS}	Power	GND for Logic Circuits
231~239	V_{SSH}	Power	GND for High Voltage Circuits
4,5 33,34 67,68	V_{DDA}	Power	V_{DDA} is internally connected to V_{DD} to fix SEL68 or P/S to "H" if necessary, and cannot be used as main power supply. • V_{DDA} should be open if not used.
26,27 40,41 97,98	V_{SSA}	Power	V_{SSA} is internally connected to V_{SS} to fix SEL68 or P/S to "L" if necessary, and cannot be used as main GND. • V_{SSA} should be open if not used.
161~168 170~177 178~185 187~194 195~202	V_{LCD} V_1 V_2 V_3 V_4	Power	LCD Bias Voltages • When the internal LCD power supply is used, internal LCD bias voltages (V_{LCD} and V_1-V_4) are activated by the "Power Control" instruction. Stabilizing capacitors are required between each bias voltage and V_{SS}. • When the external LCD power supply is used, LCD bias voltages are externally supplied on V_{LCD}, V_1, V_2, V_3 and V_4 individually, with the following relation maintained: $V_{SSH}<V_4<V_3<V_2<V_1<V_{LCD}$
263~267 270~274	C_{1+} C_{1-}	Power	Capacitor Connection for Voltage Booster
277~281 284~288	C_{2+} C_{2-}	Power	Capacitor Connection for Voltage Booster
291~295 298~302	C_{3+} C_{3-}	Power	Capacitor Connection for Voltage Booster
305~309 312~216	C_{4+} C_{4-}	Power	Capacitor Connection for Voltage Booster
319~323 326~330	C_{5+} C_{5-}	Power	Capacitor Connection for Voltage Booster
222~229	V_{BA}	Power	Reference-Voltage Generator Output
213~220	V_{REF}	Power	Voltage Regulator Input
249~257	V_{EE}	Power	Voltage Booster Input • V_{EE} is normally connected to V_{DD}.
240~248	V_{OUT}	Power	Voltage Booster Output • Input if an external LCD power supply is used.
204~211	V_{REG}	Power	Voltage Regulator Output
43,44	RESb	I	Reset • Active "L"
29,30	SEL68	I	MPU Mode Select SEL68 / H / L MPU / 68 series / 80 series
7,8 13,14 17,18 23,24	ID_0 ID_1 ID_2 ID_3	I	ID Code • These terminals are fixed at "H" or "L" for ID code.

■ TERMINAL DESCRIPTION 2

<table>
<tr><th>No.</th><th>Terminal</th><th>I/O</th><th>Function</th></tr>
<tr><td>74,75</td><td>D_0
/SCL</td><td>I/O</td><td rowspan="4">Parallel Interface
D_7 to D_0 : 8-bit Bi-directional Bus

• In the parallel interface mode (P/S=“H”), D_7-D_0 are connected to 8-bit bi-directional MPU bus.

Serial Interface
SDA : Serial Data
SCL : Serial Clock
SMODE : 3-/4-line Serial Mode Select
SPOL : RS Polarity Select (3-line Serial Interface Mode)

• In the 3 or 4-line serial interface mode (P/S=“L”), D_0 is assigned to SCL, and D_1 to SDA.
• In the 3-line serial interface mode, D_4 is assigned to SPOL.
• Serial data on SDA is latched at the rising edge of SCL signal in order of D_7, D_6,… and D_0, and then converted into 8-bit parallel data at the timing of the internal signal produced from the 8th SCL.
• SCL should be set to “L” right after data transmission or during non-access.</td></tr>
<tr><td>76,77</td><td>D_1
/SDA</td><td>I/O</td></tr>
<tr><td>82,83</td><td>D_3
/SMODE</td><td>I/O</td></tr>
<tr><td>86,87</td><td>D_4
/SPOL</td><td>I/O</td></tr>
<tr><td>80.81
88,89
92,93
94,95</td><td>D_2
D_5
D_6
D_7</td><td>I/O</td></tr>
<tr><td>100,101
102,103
106,107
108,109
112,113
114,115
118,119
120,121</td><td>D_8
D_9
D_{10}
D_{11}
D_{12}
D_{13}
D_{14}
D_{15}</td><td>I/O</td><td>8-bit Bi-directional Bus
• In the 16-bit bus length mode, D_{15}-D_8 are assigned to upper 8-bit data bus.
• In the serial interface mode or the 8-bit parallel interface mode, D_{15}-D_8 should be fixed to “H” or “L”.</td></tr>
<tr><td>49,50</td><td>CSb</td><td>I</td><td>Chip Select
• Active “L”</td></tr>
<tr><td>53,54</td><td>RS</td><td>I</td><td>Register Select
• This signal interprets transferred data as display data or instruction.
<table><tr><th>RS</th><th>H</th><th>L</th></tr><tr><td>Data</td><td>Instruction</td><td>Display Data</td></tr></table></td></tr>
<tr><td>63,64</td><td>RDb (E)</td><td>I</td><td>80-series MPU Interface (P/S=“H”, SEL68=“L”)
Data Read (RDb) Signal
• Active “L”
68-series MPU Interface (P/S=“H”, SEL68=“H”)
Enable Signal
• Active “H”</td></tr>
<tr><td>59,60</td><td>WRb (R/W)</td><td>I</td><td>80-series MPU Interface (P/S=“H”, SEL68=“L”)
Data Write (WRb) Signal
• Active “L”
68-series MPU Interface (P/S=“H”, SEL68=“H”)
Data Read or Write (R/W) Signal
<table><tr><th>R/W</th><th>H</th><th>L</th></tr><tr><td>Status</td><td>Read</td><td>Write</td></tr></table></td></tr>
</table>

■ TERMINAL DESCRIPTION 3

<table>
<tr><th>No.</th><th>Terminal</th><th>I/O</th><th>Function</th></tr>
<tr><td>37,38</td><td>P/S</td><td>I</td><td>Parallel/Serial Interface Mode Select
<table>
<tr><th>P/S</th><th>Chip Select</th><th>Display / Instruction</th><th>Data</th><th>Read /Write</th><th>Serial Clock</th></tr>
<tr><td>H</td><td>CSb</td><td>RS</td><td>D_0 ~ D_7</td><td>RDb, WRb</td><td>-</td></tr>
<tr><td>L</td><td>CSb</td><td>RS</td><td>SDA (D_1)</td><td>Write Only</td><td>SCL (D_0)</td></tr>
</table>
• In the serial interface mode (P/S=“L”), RDb, WRb, D_2 and D_5-D_{15} should be fixed to “H” or “L”,.</td></tr>
<tr><td>133,134</td><td>CL</td><td>O</td><td>Line Clock
• CL is normally open.</td></tr>
<tr><td>135,136</td><td>FLM</td><td>O</td><td>First Line Maker
• FLM is normally open.</td></tr>
<tr><td>139,140</td><td>FR</td><td>O</td><td>Frame Rate
• FR is normally open.</td></tr>
<tr><td>141,142</td><td>CLK</td><td>O</td><td>Clock Output
• CLK is normally open.</td></tr>
<tr><td>145,146
149,150</td><td>OSC1
OSC2</td><td>I
O</td><td>OSC
• When the internal oscillator is used, fix OSC1 to “H” or “L” and leave OSC2 open. To attain more accurate frequency, connect OSC1 and OSC2 with an external resistor.
• When the internal oscillator is not used, input external clock to OSC1 and leave OSC2 open.</td></tr>
<tr><td>386~697</td><td>$SEGA_0$ ~$SEGA_{103}$
$SEGB_0$ ~$SEGB_{103}$
$SEGC_0$ ~$SEGC_{103}$</td><td>O</td><td>Segment Drivers
<table>
<tr><th>REV Register</th><th>OFF</th><th>ON</th></tr>
<tr><td>Normal</td><td>0</td><td>1</td></tr>
<tr><td>Reverse</td><td>1</td><td>0</td></tr>
</table>
• Segment drivers output the following voltage levels.
<u>B/W Mode (Example)</u>

</td></tr>
<tr><td>343~382
701~740</td><td>COM_0 ~ COM_{79}</td><td>O</td><td>Common Drivers
• Common drivers output the following voltage levels.
<table>
<tr><th>Data</th><th>FR</th><th>Output Levels</th></tr>
<tr><td>H</td><td>H</td><td>V_{SSH}</td></tr>
<tr><td>L</td><td>H</td><td>V_1</td></tr>
<tr><td>H</td><td>L</td><td>V_{LCD}</td></tr>
<tr><td>L</td><td>L</td><td>V_4</td></tr>
</table></td></tr>
</table>

NOTE) DUMMY PADs: No. 1~3,6, 9~12, 15, 16, 19~22, 25, 28, 31, 32, 35, 36, 39, 42, 45~48, 51, 52, 55~58, 61, 62, 65, 66, 69~73, 78, 79, 84, 85, 90, 91, 96, 99, 104, 105, 110, 111, 116, 117, 122, 132, 137, 138, 143, 144, 147, 148, 160, 169, 186, 203, 212, 221, 230, 258~262, 268, 269, 275, 276, 282, 283, 289, 290, 296, 297, 303, 304, 310, 311, 317, 318, 324, 325, 331~342, 383~385, 698~700, 741~748

■ FUNCTIONAL DESCRIPTION

(1) MPU INTERFACE

(1-1) Selection of Parallel/Serial Interface Mode

The P/S selects a parallel or a serial interface mode, as shown in Table 1. In the serial interface mode, Except "Boost Level / ID Code Read" instruction data, neither display data in the DDRAM nor instruction data in the registers can be read out.

Table 1 Selection of Parallel/Serial Interface Mode

P/S	I/F Mode	CSb	RS	RDb	WRb	SEL68	SDA	SCL	Data
H	Parallel I/F	CSb	RS	RDb	WRb	SEL68			D_7-D_0 (D_{15}-D_0)
L	Serial I/F	CSb	RS	-	-	-	SDA	SCL	-

NOTE) " -" : Fix to "H" or "L".

(1-2) Selection of MPU Mode

In the parallel interface mode, the SEL68 selects 68 or 80-series MPU mode, as shown in Table 2.

Table 2 Selection of MPU Mode

SEL68	MPU Mode	CSb	RS	RDb	WRb	Data
H	68-series MPU	CSb	RS	E	R/W	D_7-D_0 (D_{15}-D_0)
L	80-series MPU	CSb	RS	RDb	WRb	D_7-D_0 (D_{15}-D_0)

(1-3) Data Recognition

In the parallel interface mode, the data from MPU is interpreted as display data or instruction according to the combination of the RS, RDb and WRb (R/W) signals, as shown in Table 3.

Table 3 Data Recognition (Parallel Interface Mode)

RS	68-series	80-series		Function
	R/W	RDb	WRb	
H	H	L	H	Read Instruction
H	L	H	L	Write Instruction
L	H	L	H	Read Display Data
L	L	H	L	Write Display Data

(1-4) Selection of 3-/4-line Serial Interface Mode

In the serial interface mode, the SMODE selects 3- or 4-line serial interface mode, as shown in Table 4.

Table 4 Selection of 3-/4-line Serial Interface Mode

SMODE	Serial Interface Mode
H	3-line
L	4-line

(1-5) 4-line Serial Interface Mode

While the chip select is active (CSb="L"), the SDA and SCL are enabled. While the chip select is inactive (CSb="H"), the SDA and SCL are disabled, and the internal shift register and the internal counter are being initialized. 8-bit serial data on the SDA is latched at the rising edge of the SCL signal in order of D_7, D_6,…, and D_0, and converted into 8-bit parallel data at the timing of the internal signal produced from the 8th SCL signal. The data on the SDA is interpreted as display data or instruction according to the RS.

Table 5 Data Recognition (4-line Serial Interface)

RS	Data Recognition
H	Instruction
L	Display Data

Note that the SCL should be set to "L" right after data transmission or during non-access because the serial interface is susceptible to external noises which may cause malfunctions. For added safety, inactivate the chip-select (CSb="H") temporary whenever 8-bit data transmission is completed. Fig 1 illustrates the interface timing of the 4-line serial interface mode.



Fig 1 4-line Serial Interface Timing

(1-6) 3-line Serial Interface Mode

While the chip select is active (CSb="L"), the SDA and SCL are enabled. While the chip select is not active (CSb="H"), the SDA and SCL are disabled, and the internal shift register and the internal counter are being initialized. 9-bit serial data on the SDA is latched at the rising edge of the SCL signal in order of RS, D_7, D_6,…, and D_0, and then converted into 9-bit parallel data at the timing of the internal signal produced from the 9^{th} SCL signal. The data on the SDA is interpreted as display data or instruction according to the combination of the RS bit and the SPOL status, as follows.

Table 6 Data Recognition (3-line Serial Interface)

SPOL=L		SPOL=H	
RS	Data Recognition	RS	Data Recognition
0	Display Data	0	Instruction
1	Instruction	1	Display Data

Note that the SCL should be set to "L" right after data transmission or during non-access because the serial interface is susceptible to external noises which may cause malfunctions. For added safety, inactivate the chip-select (CSb="H") temporary whenever 9-bit data transmission is completed. Fig 2 illustrates the interface timing of the 3-line serial interface mode.



Fig 2 3-line Serial Interface Timing

(1-7) Accessing DDRAM

While the chip select is active (CSb="L"), the data from MPU can be written into the DDRAM or the instruction register. When the RS is "L", the data is interpreted as display data which is stored in the DDRAM. The display data is latched at the rising edge of the WRb signal in the 80-series MPU mode, or at the falling edge of the E signal in the 68-series MPU mode.

Table 7 Data Recognition

RS	Data Recognition
L	Display Data
H	Instruction

In the DDRAM read sequence, be sure to execute a dummy read right after setting an address or right after writing display data or instruction. The data from MPU is temporarily held in the internal bus-holder, then released on the internal data-bus, therefore a dummy data is read out by the 1st "Display Data Read" instruction. After that, the display data is read out from a specified address by the 2nd instruction. Note that the "Display Data Read" instruction cannot be used in the serial interface mode.

Display Data Write Operation



Display Data Read Operation



Fig 3 Internal-signal Timing of Display Data Read/Write Operations

NOTE) In 16-bit bus length mode, instruction is transmitted to/from instruction register in 16 bits, as well as display data.

(1-8) Accessing Instruction Register

Each instruction register has a specific address in between (0H) and (FH), and instruction data is read out from the register by the “Register Address” and ”Register Read” instructions. For more information, refer to “(14-23) Register Address” and “(14-24) Register Read /ID Code Read”.



Fig 4 Access Timing of Instruction Register

(1-9) Selection of 8-/16-bit Bus Length (Parallel Interface Mode)

Either 8- or 16-bit bus length is selected by the D_0 (WLS) bit of the “Bus Length” instruction. In the 16-bit bus length mode, instruction as well as display data is transmitted to/from the instruction registers in 16 bits (D_{15} to D_0). However, only lower 8 bits (D_7 to D_0) are valid for instruction register access. And only 12 bits are actually stored in the DDRAM, even though entire 16 bits (D_{15} to D_0) are transmitted for DDRAM access. For more information, refer to “(4-4) Bit Assignment of Display Data”.

Table 8 Selection of 8-/16-bit Bus Length Mode

WLS	Bus Length Mode
L	8-bit Bus Length
H	16-bit Bus Length

(2) INITIAL DISPLAY LINE REGISTER

The address data in the initial display line register specifies the row address, which corresponds to an initial COM and is normally positioned on top of a screen in full display. The initial COM is the start position of common scanning, which is specified by the “Initial COM” instruction.

The row address, which is established in the initial display line register, is preset into the line counter whenever the FLM becomes “H”. At the rising edge of the CL signal, the line counter is counted-up, then 312-bit display data is latched into the data latch circuit. At the falling edge of the CL signal, the latch data is released to the grayscale control circuit to decide a grayscale level, then the segment drivers Ai, Bi and Ci (i=0 to 103) generate LCD waveforms.

(3) COLUMN AND ROW ADDRESS COUNTERS

The column and row address counters designate a column address and a row address respectively for DDRAM access, but they are completely independent from the line counter. The line counter provides a line address which is synchronized with display control timings such as the FLM and the CL.

(4) DDRAM

(4-1) DDRAM Address Range

The DDRAM is capable of 80 bits for row address and 1,248 bits (12-bit x 104-segment) for column address. The range of the column address is varied depending on the settings as follows, and the row address is from (00H) to (4FH). Setting outside these ranges is not allowed, otherwise it may cause malfunctions. For DDRAM access, two data transmissions are needed for 1 RGB-pixel in the 8-bit bus length mode, and one transmission in the 16-bit bus length mode.

8-bit Bus Length



Fig 5 Range of Column Address in 8-bit Bus Length

16-bit Bus Length



Fig 6 Range of Column Address in 16-bit Bus Length

(4-2) Window Area for DDRAM Access

In addition to the normal DDRAM access discussed previously, the window area access can be used. This area is set by the "Increment Control" instruction and the designation of the start point and the end point.

By the "Increment Control", an auto-increment is set for column address and row address individually. Once this mode is set up, the column address, row address or both are automatically counted up, whenever the DDRAM is accessed. And, the start point is specified by the "Column Address" and "Row Address" instructions, and the end point by the "Window End Column Address" and "Window End Row Address" instructions. For more information, refer to "(14-9) Increment Control", "(14-25) Window End Column Address" and "(14-26)Window End Row Address". The typical sequence of the window area setting is listed below.

1. Set "1" at D_3 (WIN), D_1 (AYI) and D_0 (AXI) of "Increment Control" instruction.
2. Set start point by "Column Address" and "Row Address" instructions.
3. Set end point by "Window End Column Address" and "Window End Row Address" instructions.
4. Window area is set up, and DDRAM can be accessed.

NOTE) The order of address setting is column address first, then row address.



Fig 7 Window Area

NOTE1) The following relation should be maintained to avoid malfunctions.
- AX (Window Start Column Address) < EX (Window End Column Address) < Maximum Column Address
- AY (Window Start Row Address) < EY (Window End Row Address) < Maximum Row Address

NOTE3) Auto-increment in the window area



NOTE2) A read-modify-write operation is enabled by setting "1" at the D_2 (AIM) of the "Increment Control" instruction. Refer to the description about "AIM" bit in "(14-9) Increment Control".

(4-3) Segment Direction

The DDRAM access direction is controlled by the D_0 (REF) bit of the "Display Control (2)" instruction. This function is used to reverse the segment direction for reducing the restrictions on the IC position of an LCD module.

(4-4) Bit Assignment of Display Data

(4-4-1) Bit Assignment Overview

These maps is used for grasping general outlines of the variations in the bit assignment of display data.

Table 9-1 RAM MAP 1 (Variable 16-grayscale Mode, Fixed 8-grayscale Mode or B&W Mode)

Mode	WLS	ABS	HSW	REF	C256	SEG_0												SEG_1											
						Palette A				Palette B				Palette C				Palette A				Palette B				Palette C			
						A_3	A_2	A_1	A_0	B_3	B_2	B_1	B_0	C_3	C_2	C_1	C_0	A_3	A_2	A_1	A_0	B_3	B_2	B_1	B_0	C_3	C_2	C_1	C_0
16bit	1	0	x	0	0	X=00H												X=01H											
						D_{15}	D_{14}	D_{13}	D_{12}	D_{10}	D_9	D_8	D_7	D_4	D_3	D_2	D_1	D_{15}	D_{14}	D_{13}	D_{12}	D_{10}	D_9	D_8	D_7	D_4	D_3	D_2	D_1
	1	0	x	1	0	X=67H												X=66H											
						D_{15}	D_{14}	D_{13}	D_{12}	D_{10}	D_9	D_8	D_7	D_4	D_3	D_2	D_1	D_{15}	D_{14}	D_{13}	D_{12}	D_{10}	D_9	D_8	D_7	D_4	D_3	D_2	D_1
	1	1	x	0	0	X=00H												X=01H											
						D_{11}	D_{10}	D_9	D_8	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_{11}	D_{10}	D_9	D_8	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
	1	1	x	1	0	X=67H												X=66H											
						D_{11}	D_{10}	D_9	D_8	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_{11}	D_{10}	D_9	D_8	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
8bit	0	0	0	0	0	X=00H							X=01H					X=02H							X=03H				
						D_7	D_6	D_5	D_4	D_2	D_1	D_0	D_7	D_4	D_3	D_2	D_1	D_7	D_6	D_5	D_4	D_2	D_1	D_0	D_7	D_4	D_3	D_2	D_1
	0	0	0	1	0	X=CEH							X=CFH					X=CCH							X=CDH				
						D_7	D_6	D_5	D_4	D_2	D_1	D_0	D_7	D_4	D_3	D_2	D_1	D_7	D_6	D_5	D_4	D_2	D_1	D_0	D_7	D_4	D_3	D_2	D_1
	0	1	0	0	0	X=00H				X=01H								X=02H				X=03H							
						D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
	0	1	0	1	0	X=CEH				X=CFH								X=CCH				X=CDH							
						D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
	0	x	1	0	0	X=00H								X=01H								X=02H							
						D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
	0	x	1	1	0	X=9AH(L)				X=9BH								X=99H								X=9AH(H)			
						D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4

Mode	WLS	ABS	HSW	REF	C256	SEG_{102}												SEG_{103}											
						Palette A				Palette B				Palette C				Palette A				Palette B				Palette C			
						A_3	A_2	A_1	A_0	B_3	B_2	B_1	B_0	C_3	C_2	C_1	C_0	A_3	A_2	A_1	A_0	B_3	B_2	B_1	B_0	C_3	C_2	C_1	C_0
16bit	1	0	x	0	0	X=66H												X=67H											
						D_{15}	D_{14}	D_{13}	D_{12}	D_{10}	D_9	D_8	D_7	D_4	D_3	D_2	D_1	D_{15}	D_{14}	D_{13}	D_{12}	D_{10}	D_9	D_8	D_7	D_4	D_3	D_2	D_1
	1	0	x	1	0	X=01H												X=00H											
						D_{15}	D_{14}	D_{13}	D_{12}	D_{10}	D_9	D_8	D_7	D_4	D_3	D_2	D_1	D_{15}	D_{14}	D_{13}	D_{12}	D_{10}	D_9	D_8	D_7	D_4	D_3	D_2	D_1
	1	1	x	0	0	X=66H												X=67H											
						D_{11}	D_{10}	D_9	D_8	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_{11}	D_{10}	D_9	D_8	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
	1	1	x	1	0	X=01H												X=00H											
						D_{11}	D_{10}	D_9	D_8	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_{11}	D_{10}	D_9	D_8	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
8bit	0	0	0	0	0	X=CCH							X=CDH					X=CEH							X=CFH				
						D_7	D_6	D_5	D_4	D_2	D_1	D_0	D_7	D_4	D_3	D_2	D_1	D_7	D_6	D_5	D_4	D_2	D_1	D_0	D_7	D_4	D_3	D_2	D_1
	0	0	0	1	0	X=02H							X=03H					X=00H							X=01H				
						D_7	D_6	D_5	D_4	D_2	D_1	D_0	D_7	D_4	D_3	D_2	D_1	D_7	D_6	D_5	D_4	D_2	D_1	D_0	D_7	D_4	D_3	D_2	D_1
	0	1	0	0	0	X=CCH				X=CDH								X=CEH				X=CFH							
						D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
	0	1	0	1	0	X=02H				X=03H								X=00H				X=01H							
						D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
	0	x	1	0	0	X=99H								X=9AH								X=9BH							
						D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
	0	x	1	1	0	X=01H(L)				X=02H								X=00H								X=01H(H)			
						D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4

Table 9-2 RAM MAP 2 (Variable 8-grayscale Mode, Fixed 8-grayscale Mode or B&W Mode)

Mode	WLS	ABS	HSW	REF	C256	SEG_0												SEG_1											
						Palette A				Palette B				Palette C				Palette A				Palette B				Palette C			
						A_3	A_2	A_1	A_0	B_3	B_2	B_1	B_0	C_3	C_2	C_1	C_0	A_3	A_2	A_1	A_0	B_3	B_2	B_1	B_0	C_3	C_2	C_1	C_0
8 bit	0	x	x	0	1	X=00H												X=01H											
						-	-	-	-	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	-	-	-	-	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
	0	x	x	1	1	X=67H												X=66H											
						-	-	-	-	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	-	-	-	-	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0

Mode	WLS	ABS	HSW	REF	C256	SEG_{102}												SEG_{103}											
						Palette A				Palette B				Palette C				Palette A				Palette B				Palette C			
						A_3	A_2	A_1	A_0	B_3	B_2	B_1	B_0	C_3	C_2	C_1	C_0	A_3	A_2	A_1	A_0	B_3	B_2	B_1	B_0	C_3	C_2	C_1	C_0
8 bit	0	x	x	0	1	X=66H												X=67H											
						-	-	-	-	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	-	-	-	-	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
	0	x	x	1	1	X=01H												X=00H											
						-	-	-	-	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	-	-	-	-	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0

Table 10 SWAP

SWAP	SWAP	Palette A				Palette B				Palette C			
		A_3	A_2	A_1	A_0	B_3	B_2	B_1	B_0	C_3	C_2	C_1	C_0
0	0	SEGAx				SEGBx				SEGCx			
1	1												
0	1	SEGCx				SEGBx				SEGAx			
1	0												

NOTE1) On the RAM MAP 2, A_0, B_0, C_1 and C_0 bits are fixed to "1".
NOTE2) The functions of the variable 8-grayscale mode are different from those of the fixed 8-grayscale mode.
NOTE3) The contents of the DDRAM at "C256=0" are not compatible with the contents at "C256=1".
NOTE4) "C256=1" can be used in the 8-bit bus length mode, but not in the 16-bit bus length mode.

(4-4-2) Bit Assignment in Variable 16-grayscale Mode

16-bit Bus Length (MON=0, PWM=0, C256=0, WLS=1)

HSW	ABS	REF	SWAP	Column Address / Display Data / Segment Driver		
*	0	0	0	X=00H	←→	X=67H
*	0	1	1	X=67H	←→	X=00H

Display Data in DDRAM	D_{15}	D_{14}	D_{13}	D_{12}	D_{10}	D_9	D_8	D_7	D_4	D_3	D_2	D_1	←→	D_{15}	D_{14}	D_{13}	D_{12}	D_{10}	D_9	D_8	D_7	D_4	D_3	D_2	D_1
Grayscale Palette	Palette A				Palette B				Palette C				←→	Palette A				Palette B				Palette C			
Segment Driver	$SEGA_0$				$SEGB_0$				$SEGC_0$				←→	$SEGA_{103}$				$SEGB_{103}$				$SEGC_{103}$			

HSW	ABS	REF	SWAP	Column Address / Display Data / Segment Driver		
*	0	0	1	X=00H	←→	X=67H
*	0	1	0	X=67H	←→	X=00H

Display Data in DDRAM	D_{15}	D_{14}	D_{13}	D_{12}	D_{10}	D_9	D_8	D_7	D_4	D_3	D_2	D_1	←→	D_{15}	D_{14}	D_{13}	D_{12}	D_{10}	D_9	D_8	D_7	D_4	D_3	D_2	D_1
Grayscale Palette	Palette A				Palette B				Palette C				←→	Palette A				Palette B				Palette C			
Segment Driver	$SEGC_0$				$SEGB_0$				$SEGA_0$				←→	$SEGC_{103}$				$SEGB_{103}$				$SEGA_{103}$			

HSW	ABS	REF	SWAP	Column Address / Display Data / Segment Driver		
*	1	0	0	X=00H	←→	X=67H
*	1	1	1	X=67H	←→	X=00H

Display Data in DDRAM	D_{11}	D_{10}	D_9	D_8	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	←→	D_{11}	D_{10}	D_9	D_8	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
Grayscale Palette	Palette A				Palette B				Palette C				←→	Palette A				Palette B				Palette C			
Segment Driver	$SEGA_0$				$SEGB_0$				$SEGC_0$				←→	$SEGA_{103}$				$SEGB_{103}$				$SEGC_{103}$			

HSW	ABS	REF	SWAP	Column Address / Display Data / Segment Driver		
*	1	0	1	X=00H	←→	X=67H
*	1	1	0	X=67H	←→	X=00H

Display Data in DDRAM	D_{11}	D_{10}	D_9	D_8	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	←→	D_{11}	D_{10}	D_9	D_8	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
Grayscale Palette	Palette A				Palette B				Palette C				←→	Palette A				Palette B				Palette C			
Segment Driver	$SEGC_0$				$SEGB_0$				$SEGA_0$				←→	$SEGC_{103}$				$SEGB_{103}$				$SEGA_{103}$			

8-bit Bus Length (MON=0, PWM=0, C256=0, WLS=0)

HSW	ABS	REF	SWAP	Column Address / Display Data / Segment Driver																											
0	0	0	0	X=00H							X=01H					←→	X=CEH							X=CFH							
0	0	1	1	X=CEH							X=CFH					←→	X=00H							X=01H							
Display Data in DDRAM				D_7	D_6	D_5	D_4	D_2	D_1	D_0	D_7	D_4	D_3	D_2	D_1	←→	D_7	D_6	D_5	D_4	D_2	D_1	D_0	D_7	D_4	D_3	D_2	D_1					
Grayscale Palette				Palette A				Palette B			Palette C					←→	Palette A				Palette B			Palette C								
Segment Driver				$SEGA_0$				$SEGB_0$			$SEGC_0$					←→	$SEGA_{103}$				$SEGB_{103}$			$SEGC_{103}$								

HSW	ABS	REF	SWAP	Column Address / Display Data / Segment Driver																											
0	0	0	1	X=00H							X=01H					←→	X=CEH							X=CFH							
0	0	1	0	X=CEH							X=CFH					←→	X=00H							X=01H							
Display Data in DDRAM				D_7	D_6	D_5	D_4	D_2	D_1	D_0	D_7	D_4	D_3	D_2	D_1	←→	D_7	D_6	D_5	D_4	D_2	D_1	D_0	D_7	D_4	D_3	D_2	D_1					
Grayscale Palette				Palette A				Palette B			Palette C					←→	Palette A				Palette B			Palette C								
Segment Driver				$SEGC_0$				$SEGB_0$			$SEGA_0$					←→	$SEGC_{103}$				$SEGB_{103}$			$SEGA_{103}$								

HSW	ABS	REF	SWAP	Column Address / Display Data / Segment Driver																											
0	1	0	0	X=00H							X=01H					←→	X=CEH							X=CFH							
0	1	1	1	X=CEH							X=CFH					←→	X=00H							X=01H							
Display Data in DDRAM				D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	←→	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0				
Grayscale Palette				Palette A				Palette B			Palette C					←→	Palette A				Palette B			Palette C								
Segment Driver				$SEGA_0$				$SEGB_0$			$SEGC_0$					←→	$SEGA_{103}$				$SEGB_{103}$			$SEGC_{103}$								

HSW	ABS	REF	SWAP	Column Address / Display Data / Segment Driver																											
0	1	0	1	X=00H							X=01H					←→	X=CEH							X=CFH							
0	1	1	0	X=CEH							X=CFH					←→	X=00H							X=01H							
Display Data in DDRAM				D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	←→	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0				
Grayscale Palette				Palette A				Palette B			Palette C					←→	Palette A				Palette B			Palette C								
Segment Driver				$SEGC_0$				$SEGB_0$			$SEGA_0$					←→	$SEGC_{103}$				$SEGB_{103}$			$SEGA_{103}$								

HSW	ABS	REF	SWAP
1	*	0	0

Column Address / Display Data / Segment Driver																																
	X=00H								X=01H								X=02H								..								
Display Data in DDRAM	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	…								
Grayscale Palette	Palette A				Palette B				Palette C				Palette A				Palette B				Palette C				…								
Segment Driver	$SEGA_0$				$SEGB_0$				$SEGC_0$				$SEGA_1$				$SEGB_1$				$SEGC_1$				…								

Column Address / Display Data / Segment Driver																																
…	X=99H								X=9AH								X=9BH																
…	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0										
…	Palette A				Palette B				Palette C				Palette A				Palette B				Palette C												
…	$SEGA_{102}$				$SEGB_{102}$				$SEGC_{102}$				$SEGA_{103}$				$SEGB_{103}$				$SEGC_{103}$												

HSW	ABS	REF	SWAP
1	*	0	1

Column Address / Display Data / Segment Driver																																
	X=00H								X=01H								X=02H								..								
Display Data in DDRAM	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	…								
Grayscale Palette	Palette A				Palette B				Palette C				Palette A				Palette B				Palette C				…								
Segment Driver	$SEGC_0$				$SEGB_0$				$SEGA_0$				$SEGC_1$				$SEGB_1$				$SEGA_1$				…								

Column Address / Display Data / Segment Driver																																
…	X=99H								X=9AH								X=9BH																
…	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0										
…	Palette A				Palette B				Palette C				Palette A				Palette B				Palette C												
…	$SEGC_{102}$				$SEGB_{102}$				$SEGA_{102}$				$SEGC_{103}$				$SEGB_{103}$				$SEGA_{103}$												

HSW	ABS	REF	SWAP
1	*	1	0

Column Address / Display Data / Segment Driver																																
	X=9AH				X=9BH								X=99H								X=9AH				..								
Display Data in DDRAM	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	…								
Grayscale Palette	Palette A				Palette B				Palette C				Palette A				Palette B				Palette C				…								
Segment Driver	$SEGC_0$				$SEGB_0$				$SEGA_0$				$SEGC_1$				$SEGB_1$				$SEGA_1$				…								

Column Address / Display Data / Segment Driver																																
…	X=01H				X=02H								X=00H								X=01H												
…	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4										
…	Palette A				Palette B				Palette C				Palette A				Palette B				Palette C												
…	$SEGC_{102}$				$SEGB_{102}$				$SEGA_{102}$				$SEGC_{103}$				$SEGB_{103}$				$SEGA_{103}$												

HSW	ABS	REF	SWAP
1	*	1	1

Column Address / Display Data / Segment Driver																																
	X=9AH				X=9BH								X=99H								X=9AH				..								
Display Data in DDRAM	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	…								
Grayscale Palette	Palette A				Palette B				Palette C				Palette A				Palette B				Palette C				…								
Segment Driver	$SEGA_0$				$SEGB_0$				$SEGC_0$				$SEGA_1$				$SEGB_1$				$SEGC_1$				…								

Column Address / Display Data / Segment Driver																																
…	X=01H				X=02H								X=00H								X=01H												
…	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4										
…	Palette A				Palette B				Palette C				Palette A				Palette B				Palette C												
…	$SEGA_{102}$				$SEGB_{102}$				$SEGC_{102}$				$SEGA_{103}$				$SEGB_{103}$				$SEGC_{103}$												

(4-4-3) Bit Assignment in Variable 8-level Gradation Mode

8-bit Bus Length (MON=0, PWM=0, C256=1, WLS=0)

HSW	ABS	REF	SWAP	Column Address / Display Data / Segment Driver															
*	*	0	0	X=00H								←→	X=67H						
*	*	1	1	X=67H								←→	X=00H						
Display Data in DDRAM				D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	←→	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
Grayscale Palette				Palette A			Palette B			Palette C		←→	Palette A			Palette B			Palette C	
Segment Driver				$SEGA_0$			$SEGB_0$			$SEGC_0$		←→	$SEGA_{103}$			$SEGB_{103}$			$SEGC_{103}$	

HSW	ABS	REF	SWAP	Column Address / Display Data / Segment Driver															
*	*	0	1	X=00H								←→	X=67H						
*	*	1	0	X=67H								←→	X=00H						
Display Data in DDRAM				D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	←→	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
Grayscale Palette				Palette A			Palette B			Palette C		←→	Palette A			Palette B			Palette C	
Segment Driver				$SEGC_0$			$SEGB_0$			$SEGA_0$		←→	$SEGC_{103}$			$SEGB_{103}$			$SEGA_{103}$	

(4-4-4) Bit Assignment in Fixed 8-level Gradation Mode

16-bit Bus Length (MON=0, PWM=1, C256=0, WLS=1)

HSW	ABS	REF	SWAP	Column Address / Display Data / Segment Driver		
*	0	0	0	X=00H	←→	X=67H
*	0	1	1	X=67H	←→	X=00H

Display Data in DDRAM	D_{15}	D_{14}	D_{13}	D_{12}	D_{10}	D_9	D_8	D_7	D_4	D_3	D_2	D_1	←→	D_{15}	D_{14}	D_{13}	D_{12}	D_{10}	D_9	D_8	D_7	D_4	D_3	D_2	D_1
Grayscale Palette	Palette A				Palette B				Palette C				←→	Palette A				Palette B				Palette C			
Segment Driver	$SEGA_0$				$SEGB_0$				$SEGC_0$				←→	$SEGA_{103}$				$SEGB_{103}$				$SEGC_{103}$			

HSW	ABS	REF	SWAP	Column Address / Display Data / Segment Driver		
*	0	0	1	X=00H	←→	X=67H
*	0	1	0	X=67H	←→	X=00H

Display Data in DDRAM	D_{15}	D_{14}	D_{13}	D_{12}	D_{10}	D_9	D_8	D_7	D_4	D_3	D_2	D_1	←→	D_{15}	D_{14}	D_{13}	D_{12}	D_{10}	D_9	D_8	D_7	D_4	D_3	D_2	D_1
Grayscale Palette	Palette A				Palette B				Palette C				←→	Palette A				Palette B				Palette C			
Segment Driver	$SEGC_0$				$SEGB_0$				$SEGA_0$				←→	$SEGC_{103}$				$SEGB_{103}$				$SEGA_{103}$			

NOTE) The data indicated with a slash mark (/) is invalid.

HSW	ABS	REF	SWAP	Column Address / Display Data / Segment Driver		
*	1	0	0	X=00H	←→	X=67H
*	1	1	1	X=67H	←→	X=00H

Display Data in DDRAM	D_{11}	D_{10}	D_9	D_8	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	←→	D_{11}	D_{10}	D_9	D_8	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
Grayscale Palette	Palette A				Palette B				Palette C				←→	Palette A				Palette B				Palette C			
Segment Driver	$SEGA_0$				$SEGB_0$				$SEGC_0$				←→	$SEGA_{103}$				$SEGB_{103}$				$SEGC_{103}$			

HSW	ABS	REF	SWAP	Column Address / Display Data / Segment Driver		
*	1	0	1	X=00H	←→	X=67H
*	1	1	0	X=67H	←→	X=00H

Display Data in DDRAM	D_{11}	D_{10}	D_9	D_8	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	←→	D_{11}	D_{10}	D_9	D_8	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
Grayscale Palette	Palette A				Palette B				Palette C				←→	Palette A				Palette B				Palette C			
Segment Driver	$SEGC_0$				$SEGB_0$				$SEGA_0$				←→	$SEGC_{103}$				$SEGB_{103}$				$SEGA_{103}$			

NOTE) The data indicated with a slash mark (/) is invalid.

8-bit Bus Length (MON=0, PWM=1, C256=0, WLS=0)

HSW	ABS	REF	SWAP	Column Address / Display Data / Segment Driver																							
0	0	0	0	X=00H							X=01H				⟷	X=CEH							X=CFH				
0	0	1	1	X=CEH							X=CFH				⟷	X=00H							X=01H				
Display Data in DDRAM				D_7	D_6	D_5	D_4	D_2	D_1	D_0	D_7	D_4	D_3	D_2	D_1	⟷	D_7	D_6	D_5	D_4	D_2	D_1	D_0	D_7	D_4	D_3	D_2	D_1
Grayscale Palette				Palette A				Palette B			Palette C				⟷	Palette A				Palette B			Palette C				
Segment Driver				$SEGA_0$				$SEGB_0$			$SEGC_0$				⟷	$SEGA_{103}$				$SEGB_{103}$			$SEGC_{103}$				

HSW	ABS	REF	SWAP	Column Address / Display Data / Segment Driver																							
0	0	0	1	X=00H							X=01H				⟷	X=CEH							X=CFH				
0	0	1	0	X=CEH							X=CFH				⟷	X=00H							X=01H				
Display Data in DDRAM				D_7	D_6	D_5	D_4	D_2	D_1	D_0	D_7	D_4	D_3	D_2	D_1	⟷	D_7	D_6	D_5	D_4	D_2	D_1	D_0	D_7	D_4	D_3	D_2	D_1
Grayscale Palette				Palette A				Palette B			Palette C				⟷	Palette A				Palette B			Palette C				
Segment Driver				$SEGC_0$				$SEGB_0$			$SEGA_0$				⟷	$SEGC_{103}$				$SEGB_{103}$			$SEGA_{103}$				

NOTE) The data indicated with a slash mark (/) is invalid.

HSW	ABS	REF	SWAP	Column Address / Display Data / Segment Driver																							
0	1	0	0	X=00H							X=01H				⟷	X=CEH							X=CFH				
0	1	1	1	X=CEH							X=CFH				⟷	X=00H							X=01H				
Display Data in DDRAM				D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	⟷	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
Grayscale Palette				Palette A				Palette B			Palette C				⟷	Palette A				Palette B			Palette C				
Segment Driver				$SEGA_0$				$SEGB_0$			$SEGC_0$				⟷	$SEGA_{103}$				$SEGB_{103}$			$SEGC_{103}$				

HSW	ABS	REF	SWAP	Column Address / Display Data / Segment Driver																							
0	1	0	1	X=00H							X=01H				⟷	X=CEH							X=CFH				
0	1	1	0	X=CEH							X=CFH				⟷	X=00H							X=01H				
Display Data in DDRAM				D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	⟷	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
Grayscale Palette				Palette A				Palette B			Palette C				⟷	Palette A				Palette B			Palette C				
Segment Driver				$SEGC_0$				$SEGB_0$			$SEGA_0$				⟷	$SEGC_{103}$				$SEGB_{103}$			$SEGA_{103}$				

NOTE) The data indicated with a slash mark (/) is invalid.

HSW	ABS	REF	SWAP
1	*	0	0

Column Address / Display Data / Segment Driver																												
	X=00H								X=01H								X=02H								..
Display Data in DDRAM	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	…				
Grayscale Palette	Palette A				Palette B				Palette C				Palette A				Palette B				Palette C				…			
Segment Driver	$SEGA_0$				$SEGB_0$				$SEGC_0$				$SEGA_1$				$SEGB_1$				$SEGC_1$				…			

Column Address / Display Data / Segment Driver																								
…	X=99H								X=9AH								X=9BH							
…	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
…	Palette A				Palette B				Palette C				Palette A				Palette B				Palette C			
…	$SEGA_{102}$				$SEGB_{102}$				$SEGC_{102}$				$SEGA_{103}$				$SEGB_{103}$				$SEGC_{103}$			

HSW	ABS	REF	SWAP
1	*	0	1

Column Address / Display Data / Segment Driver																												
	X=00H								X=01H								X=02H								..			
Display Data in DDRAM	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	…			
Grayscale Palette	Palette A				Palette B				Palette C				Palette A				Palette B				Palette C				…			
Segment Driver	$SEGC_0$				$SEGB_0$				$SEGA_0$				$SEGC_1$				$SEGB_1$				$SEGA_1$				…			

Column Address / Display Data / Segment Driver																								
…	X=99H								X=9AH								X=9BH							
…	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
…	Palette A				Palette B				Palette C				Palette A				Palette B				Palette C			
…	$SEGC_{102}$				$SEGB_{102}$				$SEGA_{102}$				$SEGC_{103}$				$SEGB_{103}$				$SEGA_{103}$			

HSW	ABS	REF	SWAP
1	*	1	0

Column Address / Display Data / Segment Driver																												
	X=9AH								X=9BH								X=99H								X=9AH			
Display Data in DDRAM	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	…			
Grayscale Palette	Palette A				Palette B				Palette C				Palette A				Palette B				Palette C				…			
Segment Driver	$SEGC_0$				$SEGB_0$				$SEGA_0$				$SEGC_1$				$SEGB_1$				$SEGA_1$				…			

Column Address / Display Data / Segment Driver																								
…	X=01H								X=02H								X=00H							
…	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4
…	Palette A				Palette B				Palette C				Palette A				Palette B				Palette C			
…	$SEGC_{102}$				$SEGB_{102}$				$SEGA_{102}$				$SEGC_{103}$				$SEGB_{103}$				$SEGA_{103}$			

HSW	ABS	REF	SWAP
1	*	1	1

Column Address / Display Data / Segment Driver																												
	X=9AH								X=9BH								X=99H								X=9AH			
Display Data in DDRAM	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	…			
Grayscale Palette	Palette A				Palette B				Palette C				Palette A				Palette B				Palette C				…			
Segment Driver	$SEGA_0$				$SEGB_0$				$SEGC_0$				$SEGA_1$				$SEGB_1$				$SEGC_1$				…			

Column Address / Display Data / Segment Driver																								
…	X=01H								X=02H								X=00H							
…	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4
…	Palette A				Palette B				Palette C				Palette A				Palette B				Palette C			
…	$SEGA_{102}$				$SEGB_{102}$				$SEGC_{102}$				$SEGA_{103}$				$SEGB_{103}$				$SEGC_{103}$			

8-bit Bus Length (MON=0, PWM=1, C256=1, WLS=0)

HSW	ABS	REF	SWAP	Column Address / Display Data / Segment Driver															
*	*	0	0	X=00H								←→	X=67H						
*	*	1	1	X=67H								←→	X=00H						
Display Data in DDRAM				D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	←→	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
Grayscale Palette				Palette A			Palette B			Palette C		←→	Palette A			Palette B			Palette C	
Segment Driver				$SEGA_0$			$SEGB_0$			$SEGC_0$		←→	$SEGA_{103}$			$SEGB_{103}$			$SEGC_{103}$	

HSW	ABS	REF	SWAP	Column Address / Display Data / Segment Driver															
*	*	0	1	X=00H								←→	X=67H						
*	*	1	0	X=67H								←→	X=00H						
Display Data in DDRAM				D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	←→	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
Grayscale Palette				Palette A			Palette B			Palette C		←→	Palette A			Palette B			Palette C	
Segment Driver				$SEGC_0$			$SEGB_0$			$SEGA_0$		←→	$SEGC_{103}$			$SEGB_{103}$			$SEGA_{103}$	

(4-4-5) Bit Assignment in B&W Mode

16-bit Bus Length (MON=1, PWM=*, C256=0, WLS=1)

HSW	ABS	REF	SWAP	Column Address / Display Data / Segment Driver						
*	0	0	0	X=00H	⟷	X=67H				
*	0	1	1	X=67H	⟷	X=00H				
Display Data in DDRAM				D_{15} D_{14} D_{13} D_{12} D_{10} D_9 D_8 D_7 D_4 D_3 D_2 D_1	⟷	D_{15} D_{14} D_{13} D_{12} D_{10} D_9 D_8 D_7 D_4 D_3 D_2 D_1				
Grayscale Palette				Palette A	Palette B	Palette C	⟷	Palette A	Palette B	Palette C
Segment Driver				$SEGA_0$	$SEGB_0$	$SEGC_0$	⟷	$SEGA_{103}$	$SEGB_{103}$	$SEGC_{103}$

HSW	ABS	REF	SWAP	Column Address / Display Data / Segment Driver						
*	0	0	1	X=00H	⟷	X=67H				
*	0	1	0	X=67H	⟷	X=00H				
Display Data in DDRAM				D_{15} D_{14} D_{13} D_{12} D_{10} D_9 D_8 D_7 D_4 D_3 D_2 D_1	⟷	D_{15} D_{14} D_{13} D_{12} D_{10} D_9 D_8 D_7 D_4 D_3 D_2 D_1				
Grayscale Palette				Palette A	Palette B	Palette C	⟷	Palette A	Palette B	Palette C
Segment Driver				$SEGC_0$	$SEGB_0$	$SEGA_0$	⟷	$SEGC_{103}$	$SEGB_{103}$	$SEGA_{103}$

HSW	ABS	REF	SWAP	Column Address / Display Data / Segment Driver						
*	1	0	0	X=00H	⟷	X=67H				
*	1	1	1	X=67H	⟷	X=00H				
Display Data in DDRAM				D_{11} D_{10} D_9 D_8 D_7 D_6 D_5 D_4 D_3 D_2 D_1 D_0	⟷	D_{11} D_{10} D_9 D_8 D_7 D_6 D_5 D_4 D_3 D_2 D_1 D_0				
Grayscale Palette				Palette A	Palette B	Palette C	⟷	Palette A	Palette B	Palette C
Segment Driver				$SEGA_0$	$SEGB_0$	$SEGC_0$	⟷	$SEGA_{103}$	$SEGB_{103}$	$SEGC_{103}$

HSW	ABS	REF	SWAP	Column Address / Display Data / Segment Driver						
*	1	0	1	X=00H	⟷	X=67H				
*	1	1	0	X=67H	⟷	X=00H				
Display Data in DDRAM				D_{11} D_{10} D_9 D_8 D_7 D_6 D_5 D_4 D_3 D_2 D_1 D_0	⟷	D_{11} D_{10} D_9 D_8 D_7 D_6 D_5 D_4 D_3 D_2 D_1 D_0				
Grayscale Palette				Palette A	Palette B	Palette C	⟷	Palette A	Palette B	Palette C
Segment Driver				$SEGC_0$	$SEGB_0$	$SEGA_0$	⟷	$SEGC_{103}$	$SEGB_{103}$	$SEGA_{103}$

NOTE) The data indicated with a slash mark (/) is invalid, and only MSB bits are effective.

8-bit Bus Length (MON=1, PWM=*, C256=0, WLS=0)

HSW	ABS	REF	SWAP	Column Address / Display Data / Segment Driver						
0	0	0	0	X=00H	X=01H	←→	X=CEH	X=CFH		
0	0	1	1	X=CEH	X=CFH	←→	X=00H	X=01H		
Display Data in DDRAM				D_7 D_6 D_5 D_4 D_2 D_1 D_0 D_7	D_4 D_3 D_2 D_1	←→	D_7 D_6 D_5 D_4 D_2 D_1 D_0 D_7	D_4 D_3 D_2 D_1		
Grayscale Palette				Palette A	Palette B	Palette C	←→	Palette A	Palette B	Palette C
Segment Driver				$SEGA_0$	$SEGB_0$	$SEGC_0$	←→	$SEGA_{103}$	$SEGB_{103}$	$SEGC_{103}$

HSW	ABS	REF	SWAP	Column Address / Display Data / Segment Driver						
0	0	0	1	X=00H	X=01H	←→	X=CEH	X=CFH		
0	0	1	0	X=CEH	X=CFH	←→	X=00H	X=01H		
Display Data in DDRAM				D_7 D_6 D_5 D_4 D_2 D_1 D_0 D_7	D_4 D_3 D_2 D_1	←→	D_7 D_6 D_5 D_4 D_2 D_1 D_0 D_7	D_4 D_3 D_2 D_1		
Grayscale Palette				Palette A	Palette B	Palette C	←→	Palette A	Palette B	Palette C
Segment Driver				$SEGC_0$	$SEGB_0$	$SEGA_0$	←→	$SEGC_{103}$	$SEGB_{103}$	$SEGA_{103}$

HSW	ABS	REF	SWAP	Column Address / Display Data / Segment Driver						
0	1	0	0	X=00H	X=01H	←→	X=CEH	X=CFH		
0	1	1	1	X=CEH	X=CFH	←→	X=00H	X=01H		
Display Data in DDRAM				D_3 D_2 D_1 D_0 D_7 D_6 D_5 D_4	D_3 D_2 D_1 D_0	←→	D_3 D_2 D_1 D_0 D_7 D_6 D_5 D_4	D_3 D_2 D_1 D_0		
Grayscale Palette				Palette A	Palette B	Palette C	←→	Palette A	Palette B	Palette C
Segment Driver				$SEGA_0$	$SEGB_0$	$SEGC_0$	←→	$SEGA_{103}$	$SEGB_{103}$	$SEGC_{103}$

HSW	ABS	REF	SWAP	Column Address / Display Data / Segment Driver						
0	1	0	1	X=00H	X=01H	←→	X=CEH	X=CFH		
0	1	1	0	X=CEH	X=CFH	←→	X=00H	X=01H		
Display Data in DDRAM				D_3 D_2 D_1 D_0 D_7 D_6 D_5 D_4	D_3 D_2 D_1 D_0	←→	D_3 D_2 D_1 D_0 D_7 D_6 D_5 D_4	D_3 D_2 D_1 D_0		
Grayscale Palette				Palette A	Palette B	Palette C	←→	Palette A	Palette B	Palette C
Segment Driver				$SEGC_0$	$SEGB_0$	$SEGA_0$	←→	$SEGC_{103}$	$SEGB_{103}$	$SEGA_{103}$

NOTE) The data indicated with a slash mark (/) is invalid, and only MSB bits are effective.

HSW	ABS	REF	SWAP
1	*	0	0

Column Address / Display Data / Segment Driver																								
	X=00H								X=01H								X=02H								..
Display Data in DDRAM	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	…
Grayscale Palette	Palette A				Palette B				Palette C				Palette A				Palette B				Palette C				…
Segment Driver	$SEGA_0$				$SEGB_0$				$SEGC_0$				$SEGA_1$				$SEGB_1$				$SEGC_1$				…

Column Address / Display Data / Segment Driver																								
…	X=99H								X=9AH								X=9BH							
…	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
…	Palette A				Palette B				Palette C				Palette A				Palette B				Palette C			
…	$SEGA_{102}$				$SEGB_{102}$				$SEGC_{102}$				$SEGA_{103}$				$SEGB_{103}$				$SEGC_{103}$			

HSW	ABS	REF	SWAP
1	*	0	1

Column Address / Display Data / Segment Driver																								
	X=00H								X=01H								X=02H								..
Display Data in DDRAM	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	…
Grayscale Palette	Palette A				Palette B				Palette C				Palette A				Palette B				Palette C				…
Segment Driver	$SEGC_0$				$SEGB_0$				$SEGA_0$				$SEGC_1$				$SEGB_1$				$SEGA_1$				…

Column Address / Display Data / Segment Driver																								
…	X=99H								X=9AH								X=9BH							
…	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
…	Palette A				Palette B				Palette C				Palette A				Palette B				Palette C			
…	$SEGC_{102}$				$SEGB_{102}$				$SEGA_{102}$				$SEGC_{103}$				$SEGB_{103}$				$SEGA_{103}$			

HSW	ABS	REF	SWAP
1	*	1	0

Column Address / Display Data / Segment Driver																								
	X=9AH								X=9BH								X=99H								X=9AH				..
Display Data in DDRAM	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	…
Grayscale Palette	Palette A				Palette B				Palette C				Palette A				Palette B				Palette C				…
Segment Driver	$SEGC_0$				$SEGB_0$				$SEGA_0$				$SEGC_1$				$SEGB_1$				$SEGA_1$				…

Column Address / Display Data / Segment Driver																								
…	X=01H								X=02H								X=00H								X=01H				
…	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4					
…	Palette A				Palette B				Palette C				Palette A				Palette B				Palette C								
…	$SEGC_{102}$				$SEGB_{102}$				$SEGA_{102}$				$SEGC_{103}$				$SEGB_{103}$				$SEGA_{103}$								

HSW	ABS	REF	SWAP
1	*	1	1

Column Address / Display Data / Segment Driver																								
	X=9AH								X=9BH								X=99H								X=9AH				..
Display Data in DDRAM	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	…
Grayscale Palette	Palette A				Palette B				Palette C				Palette A				Palette B				Palette C				…
Segment Driver	$SEGA_0$				$SEGB_0$				$SEGC_0$				$SEGA_1$				$SEGB_1$				$SEGC_1$				…

Column Address / Display Data / Segment Driver																								
…	X=01H								X=02H								X=00H								X=01H				
…	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4					
…	Palette A				Palette B				Palette C				Palette A				Palette B				Palette C								
…	$SEGA_{102}$				$SEGB_{102}$				$SEGC_{102}$				$SEGA_{103}$				$SEGB_{103}$				$SEGC_{103}$								

NOTE) The data indicated with a slash mark (/) is invalid, and only MSB bits are effective.

8-bit Bus Length (MON=1, PWM=*, C256=1, WLS=0)

HSW	ABS	REF	SWAP	Column Address / Display Data / Segment Driver																	
*	*	0	0	X=00H									←→	X=67H							
*	*	1	1	X=67H									←→	X=00H							
Display Data in DDRAM				D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0		←→	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
Grayscale Palette				Palette A			Palette B			Palette C			←→	Palette A			Palette B			Palette C	
Segment Driver				$SEGA_0$			$SEGB_0$			$SEGC_0$			←→	$SEGA_{103}$			$SEGB_{103}$			$SEGC_{103}$	

HSW	ABS	REF	SWAP	Column Address / Display Data / Segment Driver																	
*	*	0	1	X=00H									←→	X=67H							
*	*	1	0	X=67H									←→	X=00H							
Display Data in DDRAM				D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0		←→	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
Grayscale Palette				Palette A			Palette B			Palette C			←→	Palette A			Palette B			Palette C	
Segment Driver				$SEGC_0$			$SEGB_0$			$SEGA_0$			←→	$SEGC_{103}$			$SEGB_{103}$			$SEGA_{103}$	

NOTE) The data indicated with a slash mark (/) is invalid, and only MSB bits are effective.

(4-5) Write Data and Read Data

16-bit Bus Length

ABS=0

	D_{15}	D_{14}	D_{13}	D_{12}	D_{11}	D_{10}	D_9	D_8	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
Write Data	↓															↓
Read Data	D_{15}	D_{14}	D_{13}	D_{12}	*	D_{10}	D_9	D_8	D_7	*	*	D_4	D_3	D_2	D_1	*

ABS=1

	D_{15}	D_{14}	D_{13}	D_{12}	D_{11}	D_{10}	D_9	D_8	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
Write Data	↓															↓
Read Data	*	*	*	*	D_{11}	D_{10}	D_9	D_8	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0

8-bit Bus Length

ABS=0, HSW=0, C256=0 (Column Address: 00H, 02H, …CCH, CEH)

	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
Write Data	↓							↓
Read Data	D_7	D_6	D_5	D_4	*	D_2	D_1	D_0

ABS=0, HSW=0, C256=0 (Column Address: 01H, 03H, …CDH, CFH)

	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
Write Data	↓							↓
Read Data	D_7	*	*	D_4	D_3	D_2	D_1	*

ABS=1, HSW=0, C256=0 (Column Address: 00H, 02H, …CCH, CEH)

	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
Write Data	↓							↓
Read Data	*	*	*	*	D_3	D_2	D_1	D_0

ABS=1, HSW=0, C256=0 (Column Address: 01H, 03H, …CDH, CFH)

	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
Write Data	↓							↓
Read Data	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0

ABS=0, HSW=1, C256=0 (Column Address: 00H, 01H, …9AH, 9BH)

	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
Write Data	↓							↓
Read Data	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0

ABS=0, HSW=0, C256=1 (Column Address: 00H, 01H, …66H, 67H)

	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
Write Data	↓							↓
Read Data	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0

NOTE) * : Invalid Data

(5) GRAYSCALE CONTROL CIRCUIT

(5-1) Display Mode Selection

A display mode is selected by the combination of the D_2 (MON) bit of the "Display Control (1)" instruction and the D_3 (PWM) and D_2 (C256) bits of the "Display Mode Control" instruction, as shown below.

Table 11 Display Mode Selection

MON	PWM	C256 (NOTE1)	Display Mode		Bus Length		Oscillation (NOTE2)
0	0	0	Variable 16-grayscale Mode	4096 Colors	8-/16-bit	(WLS=0/1)	f_{OSC1}
		1	Variable 8-grayscale Mode	256 Colors	8-bit	(WLS=0)	
	1	0	Fixed 8-grayscale Mode	256 Colors	8-/16-bit	(WLS=0/1)	f_{OSC2}
		1			8-bit	(WLS=0)	
1	*	0	B&W Mode	Black & White	8-/16-bit	(WLS=0/1)	f_{OSC3}
		1			8-bit	(WLS=0)	

NOTE1) In the variable grayscale mode, "C256" bit selects either 16-grayscale (4K colors) or 8-grayscale (256 colors). When C256="0" (16-grayscale), all 12 bits are assigned to 1 RGB-pixel. When C256="1" (8-grayscale), only 8 bits are assigned and the 8-bit bus length should be used. In the fixed 8-grayscale mode or the B&W mode, the "C256" bit is usually "1". For more information how the display data is assigned, refer to "(4-4) Bit Assignment of Display Data".

NOTE2) Oscillation frequency is decided according to the display mode, and is fine-tuned by the "Frequency Control" Instruction. Refer to "(10) OSCILLATOR" and "OSCILLATION FREQUENCY AND FRAME FREQUENCY".

(5-1-1) Variable 16-grayscale Mode

In this mode, each of the palettes Aj, Bj and Cj (j=0-15) is capable of selecting 16 from 32 grayscales (0/31-31/31) by setting palette data in the grayscale palette. Then, each of the segment drivers SEGAi, SEGBi and SEGCi (i=0 to 103) generates 16 grayscales to achieve 4,096 colors. Refer to Table 12-1 and Table 12-2.

(5-1-2) Variable 8-grayscale Mode

Each of the palettes Aj, Bj and Cj (j=0-15) is capable of selecting 8 from 32 grayscales (0/31-31/31). 2 segment drivers of 1 RGB-group (SEGAi, SEGBi and SEGCi (i=0 to 103)) generate 8 grayscales, and the other driver does 4 grayscales to achieve 256 colors. Refer to Table 13-1 through Table 13-4. The 8-bit bus length is usually used in this mode.

(5-1-3) Fixed 8-grayscale Mode

The palette setting is not necessary, because the palettes Aj, Bj and Cj (j=0-15) are always fixed at 4 or 8 grayscales between 0/7 and 7/7. 2 segment drivers of 1 RGB-group (SEGAi, SEGBi and SEGCi (i=0 to 103)) are fixed at 8 grayscales, and the other driver is 4 grayscales, then results in 256 colors. Refer to Table 14-1 and Table 14-2.

(5-1-4) B&W Mode

The palette setting is not necessary, where the only MSB bits of display data are valid. Refer to Table 15.

(6) GRAYSCALE PALETTE

(6-1) Grayscale Selection in Variable 16-grayscale Mode

Table 12-1 Grayscale selection

(Palette Aj, Bj, and Cj)

Display Data MSB----LSB	Palette Name
0 0 0 0	Palette A0/B0/C0
0 0 0 1	Palette A1/B1/C1
0 0 1 0	Palette A2/B2/C2
0 0 1 1	Palette A3/B3/C3
0 1 0 0	Palette A4/B4/C4
0 1 0 1	Palette A5/B5/C5
0 1 1 0	Palette A6/B6/C6
0 1 1 1	Palette A7/B7/C7
1 0 0 0	Palette A8/B8/C8
1 0 0 1	Palette A9/B9/C9
1 0 1 0	Palette A10/B10/C10
1 0 1 1	Palette A11/B11/C11
1 1 0 0	Palette A12/B12/C12
1 1 0 1	Palette A13/B13/C13
1 1 1 0	Palette A14/B14/C14
1 1 1 1	Palette A15/B15/C15

Table 12-2 Grayscale Palette

(Palette Aj, Bj, and Cj)

Palette Data MSB---LSB	Grayscale	Default Setting	Palette Data MSB---LSB	Grayscale	Default Setting
0 0 0 0 0	0	Palette A0/B0/C0	1 0 0 0 0	16/31	
0 0 0 0 1	1/31		1 0 0 0 1	17/31	Palette A8/B8/C8
0 0 0 1 0	2/31		1 0 0 1 0	18/31	
0 0 0 1 1	3/31	Palette A1/B1/C1	1 0 0 1 1	19/31	Palette A9/B9/C9
0 0 1 0 0	4/31		1 0 1 0 0	20/31	
0 0 1 0 1	5/31	Palette A2/B2/C2	1 0 1 0 1	21/31	Palette A10/B10/C10
0 0 1 1 0	6/31		1 0 1 1 0	22/31	
0 0 1 1 1	7/31	Palette A3/B3/C3	1 0 1 1 1	23/31	Palette A11/B11/C11
0 1 0 0 0	8/31		1 1 0 0 0	24/31	
0 1 0 0 1	9/31	Palette A4/B4/C4	1 1 0 0 1	25/31	Palette A12/B12/C12
0 1 0 1 0	10/31		1 1 0 1 0	26/31	
0 1 0 1 1	11/31	Palette A5/B5/C5	1 1 0 1 1	27/31	Palette A13/B13/C13
0 1 1 0 0	12/31		1 1 1 0 0	28/31	
0 1 1 0 1	13/31	Palette A6/B6/C6	1 1 1 0 1	29/31	Palette A14/B14/C14
0 1 1 1 0	14/31		1 1 1 1 0	30/31	
0 1 1 1 1	15/31	Palette A7/B7/C7	1 1 1 1 1	31/31	Palette A15/B15/C15

NOTE1) “MON=0”, “PWM=0”, “C256=0”
NOTE2) Applied to palette Aj, Bj and Cj (j=0 to 15)

(6-2) Grayscale Selection in Variable 8-grayscale Mode

Table 13-1 Grayscale selection

(Palette Aj and Bj)

Display Data MSB----LSB	Palette Name
0 0 0 *	Palette A1/B1/C1
0 0 1 *	Palette A3/B3/C3
0 1 0 *	Palette A5/B5/C5
0 1 1 *	Palette A7/B7/C7
1 0 0 *	Palette A9/B9/C9
1 0 1 *	Palette A11/B11/C11
1 1 0 *	Palette A13/B13/C13
1 1 1 *	Palette A15/B15/C15

Table 13-2 Grayscale Palette

(Palette Aj and Bj)

Palette Data MSB---LSB	Grayscale	Default Setting	Palette Data MSB---LSB	Grayscale	Default Setting
0 0 0 0 0	0		1 0 0 0 0	16/31	
0 0 0 0 1	1/31		1 0 0 0 1	17/31	
0 0 0 1 0	2/31		1 0 0 1 0	18/31	
0 0 0 1 1	3/31	Palette A1/B1/C1	1 0 0 1 1	19/31	Palette A9/B9/C9
0 0 1 0 0	4/31		1 0 1 0 0	20/31	
0 0 1 0 1	5/31		1 0 1 0 1	21/31	
0 0 1 1 0	6/31		1 0 1 1 0	22/31	
0 0 1 1 1	7/31	Palette A3/B3/C3	1 0 1 1 1	23/31	Palette A11/B11/C11
0 1 0 0 0	8/31		1 1 0 0 0	24/31	
0 1 0 0 1	9/31		1 1 0 0 1	25/31	
0 1 0 1 0	10/31		1 1 0 1 0	26/31	
0 1 0 1 1	11/31	Palette A5/B5/C5	1 1 0 1 1	27/31	Palette A13/B13/C13
0 1 1 0 0	12/31		1 1 1 0 0	28/31	
0 1 1 0 1	13/31		1 1 1 0 1	29/31	
0 1 1 1 0	14/31		1 1 1 1 0	30/31	
0 1 1 1 1	15/31	Palette A7/B7/C7	1 1 1 1 1	31/31	Palette A15/B15/C15

NOTE1) “MON=0”, “PWM=0”, “C256=1”.
NOTE2) Applied to palette Aj and Bj (j=0 to 15)
NOTE3) Palette 0, 2, 4, 6, 8, 10, 12 and 14 are disabled.

Table 13-3 Grayscale selection

(Palette Cj)

Display Data MSB----LSB	Palette Name
0 0 * *	Palette A3/B3/C3
0 1 * *	Palette A7/B7/C7
1 0 * *	Palette A11/B11/C11
1 1 * *	Palette A15/B15/C15

Table 13-4 Grayscale Palette

(Palette Cj)

Palette Data MSB---LSB	Grayscale	Default Setting	Palette Data MSB---LSB	Grayscale	Default Setting
0 0 0 0 0	0		1 0 0 0 0	16/31	
0 0 0 0 1	1/31		1 0 0 0 1	17/31	
0 0 0 1 0	2/31		1 0 0 1 0	18/31	
0 0 0 1 1	3/31		1 0 0 1 1	19/31	
0 0 1 0 0	4/31		1 0 1 0 0	20/31	
0 0 1 0 1	5/31		1 0 1 0 1	21/31	
0 0 1 1 0	6/31		1 0 1 1 0	22/31	
0 0 1 1 1	7/31	Palette A3/B3/C3	1 0 1 1 1	23/31	Palette A11/B11/C11
0 1 0 0 0	8/31		1 1 0 0 0	24/31	
0 1 0 0 1	9/31		1 1 0 0 1	25/31	
0 1 0 1 0	10/31		1 1 0 1 0	26/31	
0 1 0 1 1	11/31		1 1 0 1 1	27/31	
0 1 1 0 0	12/31		1 1 1 0 0	28/31	
0 1 1 0 1	13/31		1 1 1 0 1	29/31	
0 1 1 1 0	14/31		1 1 1 1 0	30/31	
0 1 1 1 1	15/31	Palette A7/B7/C7	1 1 1 1 1	31/31	Palette A15/B15/C15

NOTE1) “MON=0”, “PWM=0”, “C256=1”
NOTE2) Applied to palette Cj (j=0 to 15)
NOTE3) Palette 0, 1, 2, 4, 5, 6, 8, 9, 10, 12, 13 and 14 are disabled.

(6-3) Grayscale Selection in Fixed 8-grayscale Mode

Table 14-1 Grayscale Selection

(Palette Aj and Bj)

Display Data MSB- - - -LSB	Grayscale
0 0 0 *	0/7
0 0 1 *	1/7
0 1 0 *	2/7
0 1 1 *	3/7
1 0 0 *	4/7
1 0 1 *	5/7
1 1 0 *	6/7
1 1 1 *	7/7

Table 14-2 Grayscale Palette

(Palette Cj)

Display Data MSB- - - -LSB	Grayscale
0 0 * *	0/7
0 1 * *	3/7
1 0 * *	5/7
1 1 * *	7/7

NOTE1) “MON=0”, “PWM=1”, “C256=0 or 1”

(6-4) Grayscale Selection in B&W Mode

Table 15 Grayscale Selection

Display Data MSB- - - -LSB	Grayscale
0 * * *	0
1 * * *	1

NOTE1) “MON=1”, “PWM=0 or 1” and “C256=0 or 1”

(7) DISPLAY TIMING GENERATOR

The display timing generator generates timing clocks such as the CL (Line Clock), FR (Frame Rate) and FLM (First Line Maker) by dividing an oscillation frequency. These clocks are used inside the LSI, and are activated by setting "1" at the D_0 (SON) bit of the "Duty-1 /Display Clock ON/OFF" instruction.

The CL is used for the line counter and the data latch circuit. At the rising edge of the CL signal, the line counter is counted up, then 312-bit display data is latched into the data latch circuit. At the falling edge of the CL signal, the latch data is released to the grayscale control circuit, then segment drivers Ai, Bi and Ci (i=0 to 103) produce LCD driving waveforms. The internal data-transmission timing between the DDRAM and segment drivers is completely independent of external data-transmission timing, so that MPU makes access to the LSI without concern for the LSI's internal operation.

The FR and FLM are generated by the CL. The FR toggles once every frame in the default status, and is programmed to toggle once every N lines. And the FLM is used to specify an initial display line, which is preset whenever the FLM becomes "H".

(8) DATA LATCH CIRCUIT

The data latch circuit is used to temporarily store display data which is released to the grayscale control circuit. The display data in this circuit is updated in synchronization with the CL. The "All Pixels ON/OFF", "Display ON/OFF" and "Reverse Display ON/OFF" instructions control the data in this circuit, but does not change the data in the DDRAM.

(9) COMMON DRIVERS AND SEGMENT DRIVERS

The LSI includes 80-common drivers and 312-segment drivers. The common drivers generate LCD driving waveforms formed on the V_{LCD}, V_1, V_4 and V_{SSH} levels. The segment drivers generate waveforms formed on the V_{LCD}, V_2, V_3 and V_{SSH} levels.



Fig 8 LCD Driving Waveforms (B&W Mode, Color Reverse OFF, 1/81 Duty)

(10) OSCILLATOR

The oscillator is equipped with a resistor and a capacitor, and generates internal clocks used for the display timing generator and the voltage booster. The internal resistor is enabled by setting "0" at the D_1 (CKS) bit of the "Bus Length" instruction. For more accurate frequency, using an external resistor or external clock is recommended.

When using the internal resistor, the resistance is controlled to optimize frame frequency for different LCD panels, by setting the D_2-D_0 (RF2-RF0) bits of the "Frequency Control" instruction. For more safety, make sure what is the best frequency in the particular application.

(10-1) Using Internal Resistor (CKS=0)

In this case, the OSC1 should be fixed at "H" or "L" and the OSC2 is open. The oscillation frequency is varied according to the display mode, as follows.

Table 16 Oscillation Frequency vs. Display Mode

Symbol	MON	PWM	Display Mode
f_{OSC1}	0	0	Variable 8-/16-grayscale Mode
f_{OSC2}	0	1	Fixed 8-grayscale Mode
f_{OSC3}	1	*	B&W Mode

*: Don't care

(10-2) Using External Resistor (CKS=1)

Be sure to connect the OSC1 and OSC2 with an external resistor. The frequency of the oscillator should be adjusted to the same value generated by the internal resistor.

(10-3) Using External Clock (CKS=1)

Input external clock to the OSC1 and leave the OSC2 open. The external clock with 50% duty is recommended. The frequency of the external clock should be the same value generated by the internal resistor.

(11) LCD POWER SUPPLY

The internal LCD power supply is organized into the voltage converter and the voltage booster. The voltage converter consists of the reference voltage generator, the voltage regulator with EVR and the LCD bias voltage generator. The configuration of the LCD power supply is arranged by setting the D_3 (AMPON) and D_1 (DCON) bits of the "Power Control" instruction. For this configuration, the internal LCD power supply can be partially used in combination with an external supply voltage, as shown in Table 17.

Table 17 Configuration of LCD Power Supply

DCON	AMPON	Voltage Booster	Voltage Converter	External Supply Voltage	NOTE
0	0	Inactive	Inactive	V_{OUT}, V_{LCD}, V_1, V_2, V_3, V_4	1, 3, 4
0	1	Inactive	Active	V_{OUT}	2, 3, 4
1	1	Active	Active	–	-

NOTE1) No internal LCD power supply is used. The LCD bias voltages are externally supplied, and the C_{1+}, C_{1-}, C_{2+}, C_{2-}, C_{3+}, C_{3-}, C_{4+}, C_{4-}, C_{5+}, C_{5-}, V_{REF}, V_{REG} and V_{EE} are open.

NOTE2) Only the voltage converter is used. The V_{OUT} is externally supplied, and the C_{1+}, C_{1-}, C_{2+}, C_{2-}, C_{3+}, C_{3-}, C_{4+}, C_{4-}, C_{5+}, C_{5-} and V_{EE} are open. The reference voltage is supplied on the V_{REF}.

NOTE3) The following relation among each LCD bias voltages must be maintained.

$$V_{OUT} \geq V_{LCD} \geq V_1 \geq V_2 \geq V_3 \geq V_4 \geq V_{SSH}$$

NOTE4) If the internal LCD power supply doesn't have enough capability to drive the particular LCD panel, use the external LCD power supply. Otherwise, it may affect display quality.

(11-1) Voltage Booster

The internal voltage booster generates up to $6xV_{EE}$ voltage. The boost level is selected from 2x, 3x, 4x, 5x or 6x by setting the D_2-D_0 (VU2-VU0) bits of the "Boost Level" instruction. The boost voltage V_{OUT} must not exceed 18.0V, otherwise the voltage stress may cause a permanent damage to the LSI.



Fig 9 Boost Voltage



Fig 10 External Capacitor Connection of Voltage Booster

(11-2) Voltage Converter

(11-2-1) Reference Voltage Generator

The reference voltage generator produces the reference voltage (V_{BA}=0.9xV_{EE}). When using the internal LCD power supply, connect the V_{BA} and the V_{REF}, or supply 0.9xV_{EE} or lower voltage on the V_{REF}. When using an external LCD power supply, the V_{BA} should be open.

(11-2-2) Voltage Regulator

The voltage regulator consists of an operational amplifier with gain control and EVR. The V_{REF} voltage is multiplied to obtain the V_{REG} voltage, and its multiple (boost level) is set by the D_2-D_0 (VU2-VU0) bits of the "Boost Level" instruction. The formula is shown below.

$$V_{REG} = V_{REF} \times N \qquad \text{(N: Boost Level)}$$

(11-2-3) Electrical Variable Resistor (EVR)

The EVR is used to fine-tune the V_{LCD} voltage to optimize display contrast. The EVR value is controlled in 128 steps by setting the D_3-D_0 (DV_6-DV_0) bits of the "EVR Control" instruction. The formula is shown below.

$$V_{LCD} = 0.5 \times V_{REG} + M (V_{REG} - 0.5 \times V_{REG}) / 127 \qquad \text{(M: EVR Value)}$$

(11-2-4) LCD Bias Voltage Generator

The LCD bias voltage generator consists of buffer amplifiers and bleeder resistors to generate the LCD bias voltages such as the V_{LCD}, V_1, V_2, V_3 and V_4, and its bias ratio is selected from 1/4, 1/5, 1/6, 1/7, 1/8, 1/9 and 1/10.

As shown in Fig 11, when using only the internal LCD power supply, the capacitors CA2 are connected to the V_{LCD}, V_1, V_2, V_3 and V_4 respectively.

As shown in Fig 12, when using no internal LCD power supply, the LCD bias voltages are externally supplied on the V_{LCD}, V_1, V_2, V_3 and V_4, and the internal LCD power supply should be turned off by setting "0" at the "DCON" and "AMPON" bits. And the C_{1+}, C_1-, C_{2+}, C_{2-}, C_{3+}, C_3-, C_{4+}, C_4-, C_{5+}, C_5-, V_{EE}, V_{REF} and V_{REG} are open.

Fig 13 and 14 show typical peripheral circuits when partially using the LCD power supply without the reference voltage generator.

Fig 15 shows the circuit when partially using the LCD power supply without the voltage booster.

(11-3) External Components for LCD Power Supply

Using Only Internal LCD Power Supply (6x boost)



Fig 11

Using Only External LCD Power Supply



Fig 12

Reference Values

CA1	1.0 to 4.7μF
CA2	1.0 to 2.2μF
CA3	0.1μF

NOTE1) B grade capacitor is recommended for CA1-CA3. Make sure what is the best capacitor value in the particular application.

NOTE2) Parasitic resistance on the power supply lines (V_{DD}, V_{SS}, V_{EE}, V_{SSH}, V_{OUT}, V_{LCD}, V_1, V_2, V_3 and V_4) reduces step-up efficiency of the voltage booster, and may have an impact on the LSI's operation and display quality. To minimize this impact, be sure to lay out the shortest wires and place capacitors as close to the LSI as possible.

Using Internal LCD Power Supply
Without Reference Voltage generator (1)
(6x boost)



Fig 13

Using Internal LCD Power Supply
Without Reference Voltage generator (2)
(6x boost)



Fig 14

Reference Values

CA1	1.0 to 4.7μF
CA2	1.0 to 2.2μF
CA3	0.1μF

NOTE1) B grade capacitor is recommended for CA1-CA3. Make sure what is the best capacitor value in the particular application.

NOTE2) Parasitic resistance on the power supply lines (V_{DD}, V_{SS}, V_{EE}, V_{SSH}, V_{OUT}, V_{LCD}, V_1, V_2, V_3 and V_4) reduces step-up efficiency of the voltage booster, and may have an impact on the LSI's operation and display quality. To minimize this impact, be sure to lay out the shortest wires and place capacitors as close to the LSI as possible.

Using Internal LCD Power Supply
Without Voltage Booster



Fig 15

Reference Values

CA1	1.0 to 4.7μF
CA2	1.0 to 2.2μF
CA3	0.1μF

NOTE1) B grade capacitor is recommended for CA1-CA3. Make sure what is the best capacitor value in the particular application.

NOTE2) Parasitic resistance on the power supply lines (V_{DD}, V_{SS}, V_{EE}, V_{SSH}, V_{OUT}, V_{LCD}, V_1, V_2, V_3 and V_4) reduces step-up efficiency of the voltage booster, and may have an impact on the LSI's operation and display quality. To minimize this impact, be sure to lay out the shortest wires and place capacitors as close to the LSI as possible.

(11-4) Discharge Circuit

The LSI incorporates two discharge circuits which are independently controlled for the V_{LCD} and V_1-V_4 and for the V_{OUT}. The V_{LCD} and V_1-V_4 are discharged by setting "1" at the D_0 (DIS) bit of the "Discharge ON/OFF" instruction or the reset by the RESb. And the V_{OUT} (100KΩ internal resistor between V_{OUT} and V_{EE}) is discharged by setting "1" at the D_1 (DIS2) bit of this instruction. Be sure to turned off the internal or external LCD power supply when this instruction is executed, otherwise it may function as a current load and affect an operating current. Refer to "(14-22) Discharge ON/OFF".

(11-5) Power ON/OFF

To protect the LSI from overcurrent, the following sequences must be maintained to turn on and off the power supply. In addition to the following discussions, refer to "(19) TYPICAL INSTRUCTION SEQUENCES".

(11-5-1) Power ON/OFF in Using Internal LCD Power Supply

Power ON

First "V_{DD} and V_{EE} ON", next "Reset by RESb", then "Internal LCD power supply ON". Be sure to execute the "Display ON" instruction later than the completion of this power ON sequence. Otherwise, unexpected pixels may be turned on instantly.

Power OFF

First "Reset by RESb or "HALT" instruction", next "V_{DD} and V_{EE} OFF". If using different power sources for the V_{DD} and the V_{EE} individually, the V_{EE} must be turned off after the reset or the "HALT". After that, the V_{DD} can be turned off, waiting until the LCD bias voltages (V_{LCD}, V_1, V_2, V_3 and V_4) drop below the threshold level of LCD pixels.

(11-5-2) Power ON/OFF in Using External LCD Power Supply

Power ON

First "V_{DD} and V_{EE} ON", next "Reset by RESb", then "External LCD power supply ON". When using only external V_{OUT}, first "V_{DD} ON", next "Reset by RESb", then "External V_{OUT} ON", as well.

Power OFF

First "Reset by RESb or "HALT" instruction" to isolate external LCD bias voltages, next "V_{DD} OFF". For more safety, placing a resistor in series on the V_{LCD} line (or the V_{OUT} line in using only the external V_{OUT}) is recommended. That resistance is usually between 50Ω and 100Ω.

(12) RESET FUNCTION

The reset function initializes the LSI to the following default status by setting the RESb to "L". Connecting the RESb with MPU's reset is recommended so that the LSI and MPU is initialized at a time.

Default Status

1. Display Data in DDRAM :Undefined
2. Column Address :(00)H
3. Row Address :(00)H
4. Initial Display Line :(0)H (1st line)
5. Display ON/OFF :OFF
6. Reverse Display ON/OFF :OFF (Normal)
7. Duty Cycle Ratio :1/81 Duty (DSE=0)
8. N-line Inversion ON/OFF :OFF
9. COM Scan Direction :$COM_0 \rightarrow COM_{79}$
10. Increment Control :Auto-increment OFF (AIM, AXI, AYI)=(0, 0, 0)
11. REF :REF=0 (Normal)
12. Swap :OFF (Normal)
13. EVR Value :(0, 0, 0, 0, 0, 0, 0)
14. Internal LCD Power Supply :OFF
15. Display Mode :Grayscale Mode
16. LCD Bias Ratio :1/9 Bias
17. Palette 0 :(0, 0, 0, 0, 0)
18. Palette 1 :(0, 0, 0, 1, 1)
19. Palette 2 :(0, 0, 1, 0, 1)
20. Palette 3 :(0, 0, 1, 1, 1)
21. Palette 4 :(0, 1, 0, 0, 1)
22. Palette 5 :(0, 1, 0, 1, 1)
23. Palette 6 :(0, 1, 1, 0, 1)
24. Palette 7 :(0, 1, 1, 1, 1)
25. Palette 8 :(1, 0, 0, 0, 1)
26. Palette 9 :(1, 0, 0, 1, 1)
27. Palette 10 :(1, 0, 1, 0, 1)
28. Palette 11 :(1, 0, 1, 1, 1)
29. Palette 12 :(1, 1, 0, 0, 1)
30. Palette 13 :(1, 1, 0, 1, 1)
31. Palette 14 :(1, 1, 1, 0, 1)
32. Palette 15 :(1, 1, 1, 1, 1)
33. Display Mode Control :Variable 16-grayscale Mode (4,096 Colors)
34. Bus Length :8-bit Bus Length
35. Discharge ON/OFF :OFF (DIS,DIS2)=(0,0)

(13) INSTRUCTION TABLES

(13-1) Instruction Table and Register Address

The LSI incorporates 6 instruction tables as shown in Fig 16, and each instruction table has a specific address in between “0” and “5”. And each instruction register has a specific address in between (0H) and (FH), and instruction is read out from the register by the “Register Address” and “Register Read” instructions.

Fig 17 shows part of the instruction sequence, where the instruction table should be specified prior to other instructions. However, when some instructions of the same table are sequentially executed, the table selection may be omitted. In addition, the “Display Data Write”, “Display Data Read” and “Register Read” instructions can be performed in any table.



NOTE) Address (FH) is assigned to “Instruction Table Select” in any table.

Fig 16 Instruction Table Overview



Fig 17 Outline of Instruction Sequence

(13-2) Instruction Table 0 (RE2, RE1, RE0)=(0, 0, 0)

	Instructions/ Register Address [NH]	Code (80 Series MPU I/F)							Code								Functions
		CSb	RS	RDb	WRb	RE2	RE1	RE0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	
1	Display Data Write	0	0	1	0	0/1	0/1	0/1	Write Data								Writing Display Data
2	Display Data Read	0	0	0	1	0/1	0/1	0/1	Read Data								Reading Display Data
3	Column Address (Lower) [0H]	0	1	1	0	0	0	0	0	0	0	0	AX3	AX2	AX1	AX0	Setting Column Address for start point
	Column Address (Upper) [1H]	0	1	1	0	0	0	0	0	0	0	1	AX7	AX6	AX5	AX4	Setting Column Address for start point
4	Row Address (Lower) [2H]	0	1	1	0	0	0	0	0	0	1	0	AY3	AY2	AY1	AY0	Setting Row Address for start point
	Row Address (Upper) [3H]	0	1	1	0	0	0	0	0	0	1	1	*	AY6	AY5	AY4	Setting Row Address for start point
5	Initial Display Line (Lower) [4H]	0	1	1	0	0	0	0	0	1	0	0	LA3	LA2	LA1	LA0	Setting Row Address for Initial COM
	Initial Display Line (Upper) [5H]	0	1	1	0	0	0	0	0	1	0	1	*	LA6	LA5	LA4	Setting Row Address for Initial COM
6	N-line Inversion (Lower) [6H]	0	1	1	0	0	0	0	0	1	1	0	N3	N2	N1	N0	Setting the Number of N-line Inversion
	N-line Inversion (Upper) [7H]	0	1	1	0	0	0	0	0	1	1	1	*	N6	N5	N4	Setting the Number of N-line Inversion
7	Display Control (1) [8H]	0	1	1	0	0	0	0	1	0	0	0	SHIFT	MON	ALL ON	ON/ OFF	SHIFT : Common Scan Direction MON : Grayscale/B/W Mode ALLON : All Pixels ON/OFF ON/OFF : Display ON/OFF
8	Display Control (2) [9H]	0	1	1	0	0	0	0	1	0	0	1	REV	NLIN	SWAP	REF	REV : Reverse Display ON/OFF NLIN : N-line Inversion ON/OFF SWAP : SWAP ON/OFF REF : Segment Direction
9	Increment Control [AH]	0	1	1	0	0	0	0	1	0	1	0	WIN	AIM	AYI	AXI	WIN : Window Area ON/OFF AIM : Read-Modify-Write ON/OFF AYI : Row Increment AXI : Column Increment
10	Power Control [BH]	0	1	1	0	0	0	0	1	0	1	1	AMP ON	HALT	DC ON	ACL	AMPON : Voltage Converter ON/OFF HALT : Power Save ON/OFF DCON : Voltage Booster ON/OFF ACL : Reset
11	Duty Cycle Ratio [CH]	0	1	1	0	0	0	0	1	1	0	0	DS3	DS2	DS1	DS0	Setting LCD Duty Cycle Ratio
12	Boost Level /ID Code Read [DH]	0	1	1	0	0	0	0	1	1	0	1	IDR	VU2	VU1	VU0	IDR : ID Code (Serial I/F) VU2-0 : Setting Boost Level
13	LCD Bias Ratio [EH]	0	1	1	0	0	0	0	1	1	1	0	*	B2	B1	B0	Setting LCD Bias Ratio
14	Instruction Table Select [FH]	0	1	1	0	0/1	0/1	0/1	1	1	1	1	TST0	RE2	RE1	RE0	Setting Instruction Table

NOTE1) * : Don't care.
NOTE2) [NH] (N=0-F) : Register Address
NOTE3) Any nonexistent instruction code is prohibited.
NOTE4) Dual instructions except for "EVR Control" are already effective when either upper byte or lower byte is set.
NOTE5) "EVR Control" instruction is finally effective when both upper and lower bytes are set. Send upper byte first, next lower byte.

(13-3) Instruction Table 1 (RE2, RE1, RE0)=(0, 0, 1)

	Instructions/ Register Address [NH]	Code (80 series MPU I/F)							Code								Functions
		CSb	RS	RDb	WRb	RE2	RE1	RE0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	
15	Palette A0/A8 (Lower) [0H]	0	1	1	0	0	0	1	0	0	0	0	PA03/ PA83	PA02/ PA82	PA01/ PA81	PA00/ PA80	Setting Palette Data : A0(PS=0) /A8(PS=1)
	Palette A0/A8 (Upper) [1H]	0	1	1	0	0	0	1	0	0	0	1	*	*	*	PA04/ PA84	Setting Palette Data : A0(PS=0) /A8(PS=1)
	Palette A1/A9 (Lower) [2H]	0	1	1	0	0	0	1	0	0	1	0	PA13/ PA93	PA12/ PA92	PA11/ PA91	PA10/ PA90	Setting Palette Data : A1(PS=0) /A9(PS=1)
	Palette A1/A9 (Upper) [3H]	0	1	1	0	0	0	1	0	0	1	1	*	*	*	PA14/ PA94	Setting Palette Data : A1(PS=0) /A9(PS=1)
	Palette A2/A10 (Lower) [4H]	0	1	1	0	0	0	1	0	1	0	0	PA23/ PA103	PA22/ PA102	PA21/ PA101	PA20/ PA100	Setting Palette Data : A2(PS=0) /A10(PS=1)
	Palette A2/A10 (Upper) [5H]	0	1	1	0	0	0	1	0	1	0	1	*	*	*	PA24/ PA104	Setting Palette Data : A2(PS=0) /A10(PS=1)
	Palette A3/A11 (Lower) [6H]	0	1	1	0	0	0	1	0	1	1	0	PA33/ PA113	PA32/P A112	PA31/ PA111	PA30/ PA110	Setting Palette Data : A3(PS=0) /A11(PS=1)
	Palette A3/A11 (Upper) [7H]	0	1	1	0	0	0	1	0	1	1	1	*	*	*	PA34/ PA114	Setting Palette Data : A3(PS=0) /A11(PS=1)
	Palette A4/A12 (Lower) [8H]	0	1	1	0	0	0	1	1	0	0	0	PA43/ PA123	PA42/P A122	PA41/ PA121	PA40/ PA120	Setting Palette Data : A4(PS=0) /A12(PS=1)
	Palette A4/A12 (Upper) [9H]	0	1	1	0	0	0	1	1	0	0	1	*	*	*	PA44/ PA124	Setting Palette Data : A4(PS=0) /A12(PS=1)
	Palette A5/A13 (Lower) [AH]	0	1	1	0	0	0	1	1	0	1	0	PA53/ PA133	PA52/P A132	PA51/ PA131	PA50/ PA130	Setting Palette Data : A5(PS=0) /A13(PS=1)
	Palette A5/A13 (Upper) [BH]	0	1	1	0	0	0	1	1	0	1	1	*	*	*	PA54/ PA134	Setting Palette Data : A5(PS=0) /A13(PS=1)
	Palette A6/A14 (Lower) [CH]	0	1	1	0	0	0	1	1	1	0	0	PA63/ PA143	PA62/P A142	PA61/ PA141	PA60/ PA140	Setting Palette Data : A6(PS=0) /A14(PS=1)
	Palette A6/A14 (Upper) [DH]	0	1	1	0	0	0	1	1	1	0	1	*	*	*	PA64/ PA144	Setting Palette Data : A6(PS=0) /A14(PS=1)
14	Instruction Table Select [FH]	0	1	1	0	0/1	0/1	0/1	1	1	1	1	TST0	RE2	RE1	RE0	Setting Instruction Table

NOTE1) * : Don't care.
NOTE2) [NH] (N=0-F) : Register Address
NOTE3) Any nonexistent instruction code is prohibited.
NOTE4) Dual instructions except for "EVR Control" are already effective when either upper byte or lower byte is set.
NOTE5) "EVR Control" instruction is finally effective when both upper and lower bytes are set. Send upper byte first, next lower byte.

(13-4) Instruction Table 2 (RE2, RE1, RE0)=(0, 1, 0)

	Instructions/ Register Address [NH]	Code (80 series MPU I/F)							Code								Functions
		CSb	RS	RDb	WRb	RE2	RE1	RE0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	
15	Palette A7/A15 (Lower) [0H]	0	1	1	0	0	1	0	0	0	0	0	PA73/ PA153	PA72/P A152	PA71/ PA151	PA70/ PA150	Setting Palette Data : A7(PS=0) /A15(PS=1)
	Palette A7/A15 (Upper) [1H]	0	1	1	0	0	1	0	0	0	0	1	*	*	*	PA74/ PA154	Setting Palette Data : A7(PS=0) /A15(PS=1)
	Palette B0/B8 (Lower) [2H]	0	1	1	0	0	1	0	0	0	1	0	PB03/ PB83	PB02/ PB82	PB01/ PB81	PB00/ PB80	Setting Palette Data : B0(PS=0) /B8(PS=1)
	Palette B0/B8 (Upper) [3H]	0	1	1	0	0	1	0	0	0	1	1	*	*	*	PB04/ PG84	Setting Palette Data : B0(PS=0) /B8(PS=1)
	Palette B1/B9 (Lower) [4H]	0	1	1	0	0	1	0	0	1	0	0	PB13/ PB93	PB12/ PB92	PB11/ PB91	PB10/ PB90	Setting Palette Data : B1(PS=0) /B9(PS=1)
	Palette B1/B9 (Upper) [5H]	0	1	1	0	0	1	0	0	1	0	1	*	*	*	PB14/ PB94	Setting Palette Data : B1(PS=0) /B9(PS=1)
	Palette B2/B10 (Lower) [6H]	0	1	1	0	0	1	0	0	1	1	0	PB23/ PB103	PB22/ PB102	PB21/ PB101	PB20/ PB100	Setting Palette Data : B2(PS=0) /B10(PS=1)
	Palette B2/B10 (Upper) [7H]	0	1	1	0	0	1	0	0	1	1	1	*	*	*	PB24/ PB104	Setting Palette Data : B2(PS=0) /B10(PS=1)
	Palette B3/B11 (Lower) [8H]	0	1	1	0	0	1	0	1	0	0	0	PB33/ PB113	PB32/ PB112	PB31/ PB111	PB30/ PB110	Setting Palette Data : B3(PS=0) /B11(PS=1)
	Palette B3/B11 (Upper) [9H]	0	1	1	0	0	1	0	1	0	0	1	*	*	*	PB34/ PB114	Setting Palette Data : B3(PS=0) /B11(PS=1)
	Palette B4/B12 (Lower) [AH]	0	1	1	0	0	1	0	1	0	1	0	PB43/ PB123	PB42/ PB122	PB41/ PB121	PB40/ PB120	Setting Palette Data : B4(PS=0) /B12(PS=1)
	Palette B4/B12 (Upper) [BH]	0	1	1	0	0	1	0	1	0	1	1	*	*	*	PB44/ PB124	Setting Palette Data : B4(PS=0) /B12(PS=1)
	Palette B5/B13 (Lower) [CH]	0	1	1	0	0	1	0	1	1	0	0	PB53/ PB133	PB52/ PB132	PB51/ PB131	PB50/ PB130	Setting Palette Data : B5(PS=0) /B13(PS=1)
	Palette B5/B13 (Upper) [DH]	0	1	1	0	0	1	0	1	1	0	1	*	*	*	PB54/ PB134	Setting Palette Data : B5(PS=0) /B13(PS=1)
14	Instruction Table Select [FH]	0	1	1	0	0/1	0/1	0/1	1	1	1	1	TST0	RE2	RE1	RE0	Setting Instruction Tablet

NOTE1) * : Don't care.
NOTE2) [NH] (N=0-F) : Register Address
NOTE3) Any nonexistent instruction code is prohibited.
NOTE4) Dual instructions except for "EVR Control" are already effective when either upper byte or lower byte is set.
NOTE5) "EVR Control" instruction is finally effective when both upper and lower bytes are set. Send upper byte first, next lower byte.

(13-5) Instruction Table 3 (RE2, RE1, RE0)=(0, 1, 1)

Instructions/ Register Address [NH]		Code (80 series MPU I/F)							Code								Functions
		CSb	RS	RDb	WRb	RE2	RE1	RE0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	
15	Palette B6/B14 (Lower) [0H]	0	1	1	0	0	1	1	0	0	0	0	PB63/ PB143	PB62/ PB142	PB61/ PB141	PB60/ PB140	Setting Palette Data : B6(PS=0) /B14(PS=1)
	Palette B6/B14 (Upper) [1H]	0	1	1	0	0	1	1	0	0	0	1	*	*	*	PB64/ PB144	Setting Palette Data : B6(PS=0) /B14(PS=1)
	Palette B7/B15 (Lower) [2H]	0	1	1	0	0	1	1	0	0	1	0	PB73/ PB153	PB72/ PB152	PB71/ PB151	PB70/ PB150	Setting Palette Data : B7(PS=0) /B15(PS=1)
	Palette B7/B15 (Upper) [3H]	0	1	1	0	0	1	1	0	0	1	1	*	*	*	PB74/ PB154	Setting Palette Data : B7(PS=0) /B15(PS=1)
	Palette C0/C8 (Lower) [4H]	0	1	1	0	0	1	1	0	1	0	0	PC03/ PC83	PC02/ PC82	PC01/ PC81	PC00/ PC80	Setting Palette Data : C0(PS=0) /C8(PS=1)
	Palette C0/C8 (Upper) [5H]	0	1	1	0	0	1	1	0	1	0	1	*	*	*	PC04/ PC84	Setting Palette Data : C0(PS=0) /C8(PS=1)
	Palette C1/C9 (Lower) [6H]	0	1	1	0	0	1	1	0	1	1	0	PC13/ PC93	PC12/ PC92	PC11/ PC91	PC10/ PC90	Setting Palette Data : C1(PS=0) /C9(PS=1)
	Palette C1/C9 (Upper) [7H]	0	1	1	0	0	1	1	0	1	1	1	*	*	*	PC14/ PC94	Setting Palette Data : C1(PS=0) /C9(PS=1)
	Palette C2/C10 (Lower) [8H]	0	1	1	0	0	1	1	1	0	0	0	PC23/ PC103	PC22/ PC102	PC21/ PC101	PC20/ PC100	Setting Palette Data : C2(PS=0) /C10(PS=1)
	Palette C2/C10 (Upper) [9H]	0	1	1	0	0	1	1	1	0	0	1	*	*	*	PC24/ PC104	Setting Palette Data : C2(PS=0) /C10(PS=1)
	Palette C3/C11 (Lower) [AH]	0	1	1	0	0	1	1	1	0	1	0	PC33P C113	PC32/ PC112	PC31/ PC111	PC30/ PC110	Setting Palette Data : C3(PS=0) /C11(PS=1)
	Palette C3/C11 (Upper) [BH]	0	1	1	0	0	1	1	1	0	1	1	*	*	*	PC34/ PC114	Setting Palette Data : C3(PS=0) /C11(PS=1)
	Palette C4/C12 (Lower) [CH]	0	1	1	0	0	1	1	1	1	0	0	PC43/ PC123	PC42/ PC122	PC41/ PC121	PC40/ PC120	Setting Palette Data : C4(PS=0) /C12(PS=1)
	Palette C4/C12 (Upper) [DH]	0	1	1	0	0	1	1	1	1	0	1	*	*	*	PC44/ PC124	Setting Palette Data : C4(PS=0) /C12(PS=1)
14	Instruction Table Select [FH]	0	1	1	0	0/1	0/1	0/1	1	1	1	1	TST0	RE2	RE1	RE0	Setting Instruction Table

NOTE1) * : Don't care.
NOTE2) [NH] (N=0-F) : Register Address
NOTE3) Any nonexistent instruction code is prohibited.
NOTE4) Dual instructions except for "EVR Control" are already effective when either upper byte or lower byte is set.
NOTE5) "EVR Control" instruction is finally effective when both upper and lower bytes are set. Send upper byte first, next lower byte.

(13-6) Instruction Table 4 (RE2, RE1, RE0)=(1, 0, 0)

	Instructions/ Register Address [NH]	Code (80 series MPU I/F)							Code								Functions
		CSb	RS	RDb	WRb	RE2	RE1	RE0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	
15	Palette C5/C13 (Lower) [0H]	0	1	1	0	1	0	0	0	0	0	0	PC53/ PC133	PC52/ PC132	PC51/ PC131	PC50/ PC130	Setting Palette Data : C5(PS=0) /C13(PS=1)
	Palette C5/C13 (Upper) [1H]	0	1	1	0	1	0	0	0	0	0	1	*	*	*	PC54/ PC134	Setting Palette Data : C5(PS=0) /C13(PS=1)
	Palette C6/C14 (Lower) [2H]	0	1	1	0	1	0	0	0	0	1	0	PC63/P C143	PC62/ PC142	PC61/ PC141	PC60/ PC140	Setting Palette Data : C6(PS=0) /C14(PS=1)
	Palette C6/C14 (Upper) [3H]	0	1	1	0	1	0	0	0	0	1	1	*	*	*	PC64/ PC144	Setting Palette Data : C6(PS=0) /C14(PS=1)
	Palette C7/C15 (Lower) [4H]	0	1	1	0	1	0	0	0	1	0	0	PC73/ PC153	PC72/ PC152	PC71/ PC151	PC70/ PC150	Setting Palette Data : C7(PS=0) /C15(PS=1)
	Palette C7/C15 (Upper) [5H]	0	1	1	0	1	0	0	0	1	0	1	*	*	*	PC74/ PC154	Setting Palette Data : C7(PS=0) /C15(PS=1)
16	Initial COM [6H]	0	1	1	0	1	0	0	0	1	1	0	SC3	SC2	SC1	SC0	Setting start COM for scanning
17	Duty-1 /Display Clock ON/OFF [7H]	0	1	1	0	1	0	0	0	1	1	1	*	*	DSE	SON	SON : Display Clock ON/OFF DSE : Duty-1 ON/OFF
18	Display Mode Control [8H]	0	1	1	0	1	0	0	1	0	0	0	PWM	C256	*	*	PWM : Variable/Fixed Grayscale Mode C256 : 256-color Mode ON/OFF
19	Bus Length [9H]	0	1	1	0	1	0	0	1	0	0	1	HSW	ABS	CKS	WLS	HSW : High Speed Writing ABS : Bit Assignment CKS : Oscillator Set WLS : 8-/16-bit Bus Length
20	EVR Control (Lower) [AH]	0	1	1	0	1	0	0	1	0	1	0	DV3	DV2	DV1	DV0	Setting EVR Value (Lower Bit)
	EVR Control (Upper) [BH]	0	1	1	0	1	0	0	1	0	1	1	*	DV6	DV5	DV4	Setting EVR Value (Upper Bit)
21	Frequency Control [DH]	0	1	1	0	1	0	0	1	1	0	1	*	RF2	RF1	RF0	Adjusting Oscillation Frequency
22	Discharge ON/OFF [EH]	0	1	1	0	1	0	0	1	1	1	0	*	*	DIS2	DIS	Discharge ON/OFF
23	Register Address [CH]	0	1	1	0	1	0	0	1	1	0	0	Register Address				Setting Register Address
24	Register Read /ID Code Read	0	1	0	1	0/1	0/1	0/1	ID3	ID2	ID1	ID0	Read Data				ID Code (Parallel I/F) Reading Instruction
14	Instruction Table Select [FH]	0	1	1	0	0/1	0/1	0/1	1	1	1	1	TST0	RE2	RE1	RE0	Setting Instruction Table Select

NOTE1) * : Don't care.
NOTE2) [NH] (N=0-F) : Register Address
NOTE3) Any nonexistent instruction code is prohibited.
NOTE4) Dual instructions except for "EVR Control" are already effective when either upper byte or lower byte is set.
NOTE5) "EVR Control" instruction is finally effective when both upper and lower bytes are set. Send upper byte first, next lower byte.

(13-7) Instruction Table 5 (RE2, RE1, RE0)=(1, 0, 1)

	Instructions/ Register Address [NH]	Code (80 series MPU I/F)							Code								Functions
		CSb	RS	RDb	WRb	RE2	RE1	RE0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	
25	Window End Column Address (Lower) [0H]	0	1	1	0	1	0	1	0	0	0	0	EX3	EX2	EX1	EX0	Setting Column Address for end point
	Window End Column Address (Upper) [1H]	0	1	1	0	1	0	1	0	0	0	1	EX7	EX6	EX5	EX4	Setting Column Address for end point
26	Window End Row Address (Lower) [2H]	0	1	1	0	1	0	1	0	0	1	0	EY3	EY2	EY1	EY0	Setting Row Address for end point
	Window End Row Address (Upper) [3H]	0	1	1	0	1	0	1	0	0	1	1	*	EY6	EY5	EY4	Setting Row Address for end point
27	Initial Line-reverse Address (Lower) [4H]	0	1	1	0	1	0	1	0	1	0	0	LS3	LS2	LS1	LS0	Setting Start Line for Line-reverse Display
	Initial Line-reverse Address (Upper) [5H]	0	1	1	0	1	0	1	0	1	0	1	*	LS6	LS5	LS4	Setting Start Line for Line-reverse Display
28	Last Line-reverse Address (Lower) [6H]	0	1	1	0	1	0	1	0	1	1	0	LE3	LE2	LE1	LE0	Setting End Line for Line-reverse Display
	Last Line-reverse Address (Upper) [7H]	0	1	1	0	1	0	1	0	1	1	1	*	LE6	LE5	LE4	Setting End Line for Line-reverse Display
29	Line Reverse ON/OFF [8H]	0	1	1	0	1	0	1	1	0	0	0	*	*	BT	LREV	BT : Blink Set LREV : Line-reverse ON/OFF
30	Upper/Lower Palette Select [9H]	0	1	1	0	1	0	1	1	0	0	1	*	*	*	PS	PS : Upper/Lower Palette Register
31	PWM Control [AH]	0	1	1	0	1	0	1	1	0	1	0	PWM S	PWM A	PWM B	PWM C	Setting PWM Mode
14	Instruction Table Select [FH]	0	1	1	0	0/1	0/1	0/1	1	1	1	1	TST0	RE2	RE1	RE0	Setting Instruction Table

NOTE1) * : Don't care.
NOTE2) [NH] (N=0-F) : Register Address
NOTE3) Any nonexistent instruction code is prohibited.
NOTE4) Dual instructions except for "EVR Control" are already effective when either upper byte or lower byte is set.
NOTE5) "EVR Control" instruction is finally effective when both upper and lower bytes are set. Send upper byte first, next lower byte.

(14) INSTRUCTION DESCRIPTIONS

This chapter provides detailed descriptions about each instruction. These descriptions are written with the assumption that 80-series MPU is used. When using 68-series MPU, the polarities of the E and R/W signals differ from those of the RDb and WRb signals.

(14-1) Display Data Write

The "Display Data Write" instruction writes display data on a specified DDRAM address.

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	0	1	0	0/1	0/1	0/1

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
Display Data							

(14-2) Display Data Read

The "Display Data Read" instruction reads out display data from a specified DDRAM address. One dummy read is necessary right after DDRAM address setting.

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	0	0	1	0/1	0/1	0/1

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
Display Data							

(14-3) Column Address

The "Column Address" instruction specifies the column address of the start point. The setting order is lower byte first, then upper byte.

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	0	0

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
0	0	0	0	AX3	AX2	AX1	AX0

(Default: AX3-AX0=0H / Register Address: 0H)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	0	0

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
0	0	0	1	AX7	AX6	AX5	AX4

(Default: AX7-AX4=0H / Register Address: 1H)

(14-4) Row Address

The "Row Address" instruction specifies the row address of the start point. Available setting range is from (00H) to (4FH), and outside this range is not allowed. The setting order is lower byte first, then upper byte.

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	0	0

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
0	0	1	0	AY3	AY2	AY1	AY0

(Default: AY3-AY0=0H / Register Address: 2H)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	0	0

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
0	0	1	1	*	AY6	AY5	AY4

(Default: AY6-AY4=0H / Register Address: 3H)

(14-5) Initial Display Line

This instruction sets the row address, which corresponds to an initial COM and is normally positioned on top of a screen in full display. For more information, refer to "(14-16) Initial COM". The setting order is lower byte first, then upper byte.

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	0	0

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
0	1	0	0	LA3	LA2	LA1	LA0

(Default: LA3-LA0=0H / Register Address: 4H)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	0	0

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
0	1	0	1	*	LA6	LA5	LA4

(Default: LA6-LA4=0H / Register Address: 5H)

Table 18 Initial Display Line Address

LA6	LA5	LA4	LA3	LA2	LA1	LA0	Row Address
0	0	0	0	0	0	0	0
0	0	0	0	0	0	1	1
			:				:
1	0	0	1	1	1	1	79

(14-6) N-line Inversion

The number of N line is selected in between "2" and "80". When the N-line inversion is enabled by setting "1" at the D_2 (NLIN) bit of the "Display Control (2)" instruction, the FR toggles once every N lines. When the N-line inversion is disabled by setting "0" at this bit, the FR toggles by the frame.

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	0	0

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
0	1	1	0	N3	N2	N1	N0

(Default: N3-N0=0H / Register Address: 6H)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	0	0

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
0	1	1	1	*	N6	N5	N4

(Default: N6-N4=0H / Register Address: 7H)

Table 19 N-line Inversion

N6	N5	N4	N3	N2	N1	N0	N Line
0	0	0	0	0	0	0	Inhibited
0	0	0	0	0	0	1	2
			:				:
1	0	0	1	1	1	1	80

NOTE1) N Line=(N Value)+1

N-line inversion OFF



N-line inversion ON



Fig 18 N-line Inversion Timing (1/81 Duty)

(14-7) Display Control (1)

The "Display Control (1)" instruction controls display conditions.

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	0	0

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
1	0	0	0	SHIFT	MON	ALL ON	ON /OFF

(Default: [SHIFT,MON,ALLON,ON/OFF]=0H / Register Address: 8H)

D_0 (ON/OFF)

ON/OFF=0 : Display OFF (All COM/SEG fixed at V_{SSH} level)
ON/OFF=1 : Display ON

D_1 (ALLON)

This bit forcibly turns on all pixels regardless of display data. This bit has a priority over the "REV" bit of the "Display Control (2)" instruction.

ALLON=0 : Normal
ALLON=1 : All pixels ON

D_2 (MON)

MON=0 : Grayscale Mode (Variable 16-grayscale, Variable 8-grayscale or Fixed 8-grayscale Mode)
MON=1 : B&W Mode

D_3 (SHIFT)

SHIFT=0 : $COM_0 \rightarrow COM_{79}$
SHIFT=1 : $COM_0 \leftarrow COM_{79}$

(14-8) Display Control (2)

The "Display Control (2)" instruction controls display conditions.

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	0	0

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
1	0	0	1	REV	NLIN	SWAP	REF

(Default: [REV,NLIN,SWAP,REF]=0H / Register Address: 9H)

D_0 (REF)

This bit controls the DDRAM access direction which reverses the segment direction for reducing the restrictions on the IC position of an LCD module. For more information, refer to "(17) SWAP FUNCTION".

D_1 (SWAP)

This bit swaps palettes Aj and palettes Cj (j=0-15). This function reduces the restrictions on the IC position of an LCD module. Refer to "(16) SWAP FUNCTION".

SWAP=0 : SWAP OFF
SWAP=1 : SWAP ON

D_2 (NLIN)

This bit enables the N-line inversion.

NLIN=0 : N-line Inversion OFF (FR toggles by the frame.)
NLIN=1 : N-line Inversion ON (FR toggles once every N lines.)

D_3 (REV)

This bit enables the reverse display function that reverses the polarities of all display data without changing the DDRAM.

REV=0 : Reverse Display OFF (Normal)
REV=1 : Reverse Display ON

Table 20 Reverse Display ON/OFF

REV	Display	DDRAM Data → Display Data	
0	Normal	0	0
		1	1
1	Reverse	0	1
		1	0

(14-9) Increment Control

The “AIM”, “AYI” and “AXI” bits set an auto-increment operation to the column address and row address individually. Once this mode is set up, the column address, row address or both are automatically counted up, whenever the DDRAM is accessed. The “WIN” bits enables/disables the window area access.

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	0	0

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
1	0	1	0	WIN	AIM	AYI	AXI

(Default: [WIN,AIM,AYI,AXI]=0H / Register Address: AH)

D_2 (AIM)

Table 21 Read-modify-write ON/OFF

AIM	Increment Mode	NOTE
0	Read-modify-write OFF	1
1	Read-modify-write ON	2

NOTE1) Increment in writing and reading display data
NOTE2) Increment in writing display data only

D_1, D_0 (AYI, AXI)

Table 22 Column/Row Increment

AYI	AXI	Column/Row Increment	NOTE
0	0	Non Increment	1
0	1	Column Address Increment	2
1	0	Row Address Increment	3
1	1	Column & Row Addresses Increment	4

NOTE1) Non increment. The “AIM” bit is disabled.
NOTE2) Column address increment. The “AIM” bit is enabled.



NOTE3) Row address increment. The “AIM” bit is enabled.



NOTE4) Column & row addresses increment. The “AIM” bit is enabled.



D_3 (WIN)

The window access should be enabled (WIN=1) in combination with the auto-increment operation (AXI=1, AYI=1). The typical sequence of the window area setting is discussed in “(4-2) Window Area for DDRAM Access”.

WIN=0 : Window Area Access OFF (Normal DDRAM Access)
WIN=1 : Window Area Access ON



(14-10) Power Control

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	0	0

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
1	0	1	1	AMPON	HALT	DCON	ACL

(Default: [AMPON,HALT,DCON,ACL]=0H / Register Address: BH)

D_0 (ACL)

This bit initializes the internal LCD power supply.

ACL=0 : Initialization OFF (Normal)
ACL=1 : Initialization ON

NOTE) During the initialization, "1" is read out as the status of the "ACL" bit by the "Register Read" instruction. After the initialization, it is "0". As the CLK triggers the initialization, the "wait time" at least equivalent to 2 cycles of the CLK is required for the next instruction.

D_1 (DCON)

The "DCON" bit activates the voltage booster.

DCON=0 : Voltage Booster OFF
DCON=1 : Voltage Booster ON

D_2 (HALT)

The "HALT" bit enables the power save mode. During the power save, operating current is down to the stand-by level. The internal state of the LSI in the power save mode is listed below.

HALT=0 : Power Save OFF (Normal)
HALT=1 : Power Save ON

Internal State in Power Save Mode (HALT="1")

- Internal oscillator and internal LCD power supply are halted.
- All segment and common drivers are fixed at V_{SSH} level.
- External clock to the OSC1 cannot be accepted.
- Display data in the DDRAM is being maintained.
- Data in the instruction registers are being maintained.
- V_{LCD}, V_1, V_2, V_3 and V_4 are in high impedance.

NOTE) In the power save ON sequence, execute the "Display OFF" prior to the "Power Save ON". In the power save OFF sequence, execute the "Power save OFF" prior to the "Display ON". If the "Power Save ON/OFF" instruction is executed during the "Display ON", unexpected pixels may be turned on instantly.

D_3 (AMPON)

The "AMPON" bit activates the voltage converter which includes the reference voltage generator, the voltage regulator and the LCD bias generator.

AMPON=0 : Voltage Converter OFF
AMPON=1 : Voltage Converter ON

(14-11) Duty Cycle Ratio

The "Duty Cycle Ratio" instruction selects LCD duty cycle ratio, and is used to carry out the partial display in combination with other instructions such as the "Boost Level", the "LCD Bias Ratio" and the "EVR Control".

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	0	0

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
1	1	0	0	DS3	DS2	DS1	DS0

(Default: DS3-DS0=0H / Register Address: CH)

Table 23 Duty Cycle Ratio

DS3	DS2	DS1	DS0	Duty Cycle Ratio		# of Commons
				DSE=0	DES=1	
0	0	0	0	1/81	1/80	80 commons
0	0	0	1	1/77	1/76	76 commons
0	0	1	0	1/69	1/68	68 commons
0	0	1	1	1/57	1/56	56 commons
0	1	0	0	1/47	1/46	46 commons
0	1	0	1	1/39	1/38	38 commons
0	1	1	0	1/33	1/32	32 commons
0	1	1	1	1/27	1/26	26 commons
1	0	0	0	1/17	1/16	16 commons
1	0	0	1	1/13	1/12	12 commons
1	0	1	0	Inhibited		
1	0	1	1	Inhibited		
1	1	0	0	Inhibited		
1	1	0	1	Inhibited		
1	1	1	0	Inhibited		
1	1	1	1	Inhibited		

NOTE) Duty cycle ratio is subtracted by 1 (Duty-1) from the original duty cycle ratio by setting "1" at the D_1 (DSE) bit of the "Duty-1 ON/OFF" instruction. Refer to "(14-17) Duty-1 /Display Clock ON/OFF".

(14-12) Boost Level /ID Code Read

The "Boost Level" selects the multiple of the voltage booster, the "ID Code Read" enables reading out the ID code.

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	0	0

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
1	1	0	1	IDR	VU2	VU1	VU0

(Default: IDR,VU2-VU0=0H / Register Address: DH)

D_2, D_1, D_0 (VU2, VU1, VU0)

Table 24 Boost Level

VU2	VU1	VU0	Boost Level
0	0	0	1 time (No boost)
0	0	1	2 times
0	1	0	3 times
0	1	1	4 times
1	0	0	5 times
1	0	1	6 times
1	1	0	Inhibited
1	1	1	Inhibited

D_3 (IDR)

This bit is used only in the serial interface mode, and the ID code is read out by setting "1" at this bit. Refer to "(15) CHIP IDENTIFICATION (ID) CODE" for more information.

(14-13) LCD Bias Ratio

The “LCD bias ratio” selects LCD bias ratio.

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	0	0

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
1	1	1	0	*	B2	B1	B0

(Default: B2-B0=0H / Register Address: EH)

Table 25 LCD Bias Ratio

B2	B1	B0	LCD Bias Ratio
0	0	0	1/9
0	0	1	1/8
0	1	0	1/7
0	1	1	1/6
1	0	0	1/5
1	0	1	1/4
1	1	0	1/10
1	1	1	Inhibited

(14-14) Instruction Table Select

This instruction specifies an instruction table, and should be executed prior to other instructions.

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0/1	0/1	0/1

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
1	1	1	1	TST0	RE2	RE1	RE0

(Default: TST0, RE2-RE0=0H / Register Address: FH)

Table 26 Instruction Table Select

RE2	RE1	RE0	Instructions
0	0	0	Instruction Table (0)
0	0	1	Instruction Table (1)
0	1	0	Instruction Table (2)
0	1	1	Instruction Table (3)
1	0	0	Instruction Table (4)
1	0	1	Instruction Table (5)

NOTE) “TST0” bit must be “0”. This is used for maker tests only.

(14-15) Palette A / B / C

Palette A0 (PS=0) / Palette A8 (PS=1)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	0	1

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
0	0	0	0	PA03/ PA83	PA02/ PA82	PA01/ PA81	PA00/ PA80

(Register Address: 0H)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	0	1

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
0	0	0	1	*	*	*	PA04/ PA84

(Register Address: 1H)

Palette A1 (PS=0) / Palette A9 (PS=1)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	0	1

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
0	0	1	0	PA13/ PA93	PA12/ PA92	PA11/ PA91	PA10/ PA90

(Register Address: 2H)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	0	1

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
0	0	1	1	*	*	*	PA14/ PA94

(Register Address: 3H)

Palette A2 (PS=0) / Palette A10 (PS=1)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	0	1

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
0	1	0	0	PA23/ PA103	PA22/ PA102	PA21/ PA101	PA20/ PA100

(Register Address: 4H)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	0	1

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
0	1	0	1	*	*	*	PA24/ PA104

(Register Address: 5H)

Palette A3 (PS=0) / Palette A11 (PS=1)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	0	1

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
0	1	1	0	PA33/ PA113	PA32/ PA112	PA31/ PA111	PA30/ PA110

(Register Address: 6H)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	0	1

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
0	1	1	1	*	*	*	PA34/ PA114

(Register Address: 7H)

Palette A4 (PS=0) / Palette A12 (PS=1)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	0	1

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
1	0	0	0	PA43/ PA123	PA42/ PA122	PA41/ PA121	PA40/ PA120

(Register Address: 8H)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	0	1

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
1	0	0	1	*	*	*	PA44/ PA124

(Register Address: 9H)

NOTE) Refer to the tables in "(6) GRAYSCALE PALETTE" for default setting.

Palette A5 (PS=0) / Palette A13 (PS=1)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	0	1

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
1	0	1	0	PA53/ PA133	PA52/ PA132	PA51/ PA131	PA50/ PA130

(Register Address: AH)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	0	1

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
1	0	1	1	*	*	*	PA54/ PA134

(Register Address: BH)

Palette A6 (PS=0) / Palette A14 (PS=1)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	0	1

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
1	1	0	0	PA63/ PA143	PA62/ PA142	PA61/ PA141	PA60/ PA140

(Register Address: CH)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	0	1

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
1	1	0	1	*	*	*	PA64/ PA144

(Register Address: DH)

Palette A7 (PS=0) / Palette A15 (PS=1)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	1	0

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
0	0	0	0	PA73/ PA153	PA72/ PA152	PA71/ PA151	PA70/ PA150

(Register Address: 0H)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	1	0

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
0	0	0	1	*	*	*	PA74/ PA154

(Register Address: 1H)

NOTE) Refer to the tables in “(6) GRAYSCALE PALETTE” for default setting.

Palette B0 (PS=0) / Palette B8 (PS=1)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	1	0

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
0	0	1	0	PB03/ PB83	PB02/ PB82	PB01/ PB81	PB00/ PB80

(Register Address: 2H)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	1	0

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
0	0	1	1	*	*	*	PB04/ PB84

(Register Address: 3H)

Palette B1 (PS=0) / Palette B9 (PS=1)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	1	0

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
0	1	0	0	PB13/ PB93	PB12/ PB92	PB11/ PB91	PB10/ PB90

(Register Address: 4H)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	1	0

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
0	1	0	1	*	*	*	PB14/ PB94

(Register Address: 5H)

Palette B2 (PS=0) / Palette B10 (PS=1)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	1	0

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
0	1	1	0	PB23/ PB103	PB22/ PB102	PB21/ PB101	PB20/ PB100

(Register Address: 6H)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	1	0

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
0	1	1	1	*	*	*	PB24/ PB104

(Register Address: 7H)

Palette B3 (PS=0) / Palette B11 (PS=1)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	1	0

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
1	0	0	0	PB33/ PB113	PB32/ PB112	PB31/ PB111	PB30/ PB110

(Register Address: 8H)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	1	0

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
1	0	0	1	*	*	*	PB34/ PB114

(Register Address: 9H)

Palette B4 (PS=0) / Palette B12 (PS=1)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	1	0

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
1	0	1	0	PB43/ PB123	PB42/ PB122	PB41/ PB121	PB40/ PB120

(Register Address: AH)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	1	0

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
1	0	1	1	*	*	*	PB44/ PB124

(Register Address: BH)

NOTE) Refer to the tables in “(6) GRAYSCALE PALETTE” for default setting.

Palette B5 (PS=0) / Palette B13 (PS=1)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	1	0

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
1	1	0	0	PB53/ PB133	PB52/ PB132	PB51/ PB131	PB50/ PB130

(Register Address: CH)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	1	0

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
1	1	0	1	*	*	*	PB54/ PB134

(Register Address: DH)

Palette B6 (PS=0) / Palette B14 (PS=1)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	1	1

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
0	0	0	0	PB63/ PB143	PB62/ PB142	PB61/ PB141	PB60/ PB140

(Register Address: 0H)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	1	1

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
0	0	0	1	*	*	*	PB64/ PB144

(Register Address: 1H)

Palette B7 (PS=0) / Palette B15 (PS=1)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	1	1

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
0	0	1	0	PB73/ PB153	PB72/ PB152	PB71/ PB151	PB70/ PB150

(Register Address: 2H)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	1	1

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
0	0	1	1	*	*	*	PB74/ PB154

(Register Address: 3H)

NOTE) Refer to the tables in “(6) GRAYSCALE PALETTE” for default setting.

Palette C0 (PS=0) / Palette C8 (PS=1)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	1	1

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
0	1	0	0	PC03/ PC83	PC02/ PC82	PC01/ PC81	PC00/ PC80

(Register Address: 4H)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	1	1

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
0	1	0	1	*	*	*	PC04/ PC84

(Register Address: 5H)

Palette C1 (PS=0) / Palette C9 (PS=1)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	1	1

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
0	1	1	0	PC13/ PC93	PC12/ PC92	PC11/ PC91	PC10/ PC90

(Register Address: 6H)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	1	1

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
0	1	1	1	*	*	*	PC14/ PC94

(Register Address: 7H)

Palette C2 (PS=0) / Palette C10 (PS=1)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	1	1

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
1	0	0	0	PC23/ PC103	PC22/ PC102	PC21/ PC101	PC20/ PC100

(Register Address: 8H)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	1	1

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
1	0	0	1	*	*	*	PC24/ PC104

(Register Address: 9H)

Palette C3 (PS=0) / Palette C11 (PS=1)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	1	1

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
1	0	1	0	PC33/ PC113	PC32/ PC112	PC31/ PC111	PC30/ PC110

(Register Address: AH)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	1	1

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
1	0	1	1	*	*	*	PC34/ PC114

(Register Address: BH)

Palette C4 (PS=0) / Palette C12 (PS=1)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	1	1

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
1	1	0	0	PC43/ PC123	PC42/ PC122	PC41/ PC121	PC40/ PC120

(Register Address: CH)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	0	1	1

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
1	1	0	1	*	*	*	PC44/ PC124

(Register Address: DH)

NOTE) Refer to the tables in “(6) GRAYSCALE PALETTE” for default setting.

Palette C5 (PS=0) / Palette C13 (PS=1)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	1	0	0

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
0	0	0	0	PC53/ PC133	PC52/ PC132	PC51/ PC131	PC50/ PC130

(Register Address: 0H)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	1	0	0

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
0	0	0	1	*	*	*	PC54/ PC134

(Register Address: 1H)

Palette C6 (PS=0) / Palette C14 (PS=1)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	1	0	0

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
0	0	1	0	PC63/ PC143	PC62/ PC142	PC61/ PB141	PC60/ PB140

(Register Address: 2H)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	1	0	0

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
0	0	1	1	*	*	*	PC64/ PC144

(Register Address: 3H)

Palette C7 (PS=0) / Palette C15 (PS=1)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	1	0	0

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
0	1	0	0	PC73/ PC153	PC72/ PC152	PC71/ PC151	PC70/ PC150

(Register Address: 4H)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	1	0	0

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
0	1	0	1	*	*	*	PC74/ PC154

(Register Address: 5H)

NOTE) Refer to the tables in “(6) GRAYSCALE PALETTE” for default setting.

(14-16) Initial COM

The "Initial COM" instruction specifies the common driver for a scan start common.

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	1	0	0

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
0	1	1	0	SC3	SC2	SC1	SC0

(Default: SC3-SC0=0H / Register Address: 6H)

Table 27 Initial COM

SC3	SC2	SC1	SC0	Initial COM (SHIFT=0)	Initial COM (SHIFT=1)
0	0	0	0	COM_0	COM_{79}
0	0	0	1	COM_4	COM_{75}
0	0	1	0	COM_8	COM_{71}
0	0	1	1	COM_{16}	COM_{63}
0	1	0	0	COM_{24}	COM_{55}
0	1	0	1	COM_{32}	COM_{47}
0	1	1	0	COM_{40}	COM_{39}
0	1	1	1	COM_{48}	COM_{31}
1	0	0	0	COM_{56}	COM_{23}
1	0	0	1	COM_{64}	COM_{15}
1	0	1	0	COM_{72}	COM_7
1	0	1	1	Inhibited	
1	1	0	0	Inhibited	
1	1	0	1	Inhibited	
1	1	1	0	Inhibited	
1	1	1	1	Inhibited	

(14-17) Duty-1 /Display Clock ON/OFF

This instruction controls ON (Duty-1) /OFF (Duty-0) and Display Clock ON/OFF.

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	1	0	0

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
0	1	1	1	*	*	DSE	SON

(Default: SON,DSE=0H / Register Address: 7H)

D_0 (SON)

SON=0 : CL, FLM, FR, and CLK are fixed at "L" level.
SON=1 : CL, FLM, FR, and CLK are enabled.

D_1 (DSE)

The duty cycle ratio is subtracted by 1 (Duty-1) from the original duty cycle ratio by setting "1" at the "DSE" bit.

DSE=0 : OFF (Duty-0)
DSE=1 : ON (Duty-1)

NOTE) For the last common timing at "DSE=0", all common drivers generate non-selective waveforms, and segment drivers generate the same waveforms as for the previous common timing. For instance, in 1/81 duty cycle, the segment waveforms for 81st common timing are the same as for 80th common timing (last line).

(14-18) Display Mode Control

The "Display Mode Control" instruction sets up display modes such as the variable or fixed grayscale mode and the variable 8- or 16-grayscale mode. The D_2 (MON) bit of the "Display Control (1)" is used in combination. Refer to "(5) GRAY SCALE CONTROL CIRCUIT" and "(14-7) Display Control (1)."

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	1	0	0

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
1	0	0	0	PWM	C256	*	*

(Default: PWM,C256=0H / Register Address: 8H)

D_3 (PWM)

PWM=0 : Variable grayscale Mode (Variable 8-/16-grayscale Mode)
PWM=1 : Fixed 8-grayscale Mode

D_2 (C256)

C256=0 : Variable 16-grayscale Mode at "PWM=0" (4096 colors)
C256=1 : Variable 8-grayscale Mode at "PWM=0" (256 colors)

(14-19) Bus Length

This instruction selects 8- or 16-bit bus length, and sets oscillator configuration, ABS mode ON/OFF and high speed writing ON/OFF as well.

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	1	0	0

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
1	0	0	1	HSW	ABS	CKS	WLS

(Default: HSW,ABS,CKS,WLS=0H / Register Address: 9H)

D_0 (WLS)

WLS=0: 8-bit Bus Length
WLS=1: 16-bit Bus Length

D_1 (CKS)

CKS =0: Internal Oscillator using an internal resistor
CKS =1: External Clock, or Internal Oscillator using an external resistor

NOTE) Refer to "(10) OSCILLATOR".

D_2 (ABS)

ABS=0: ABS Mode OFF (Normal)
ABS=1: ABS Mode ON

D_3 (HSW)

HSW=0: High Speed Writing OFF (Normal)
HSW=1: High Speed Writing ON

(14-20) EVR Control

The "EVR Control" instruction adjusts V_{LCD} to optimize display contrast. This instruction is finally effective when both upper and lower bytes are transmitted in order to prevent high V_{LCD}. The setting order is upper byte first, then lower byte. Refer to "(11-2-3) Electrical Variable Resistor (EVR)".

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	1	0	0

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
1	0	1	0	DV_3	DV_2	DV_1	DV0

(Default: DV_3-DV0=0H / Register Address: AH)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	1	0	0

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
1	0	1	1	*	DV6	DV_5	DV_4

(Default: DV6-DV_4=0H / Register Address: BH)

Table 28 EVR Control

DV6	DV_5	DV_4	DV_3	DV_2	DV_1	DV0	V_{LCD}
0	0	0	0	0	0	0	Low
0	0	0	0	0	0	1	:
			:				:
1	1	1	1	1	1	1	High

Formula of VLCD

VLCD [V] = 0.5x VREG + M (VREG – 0.5x VREG) / 127

VBA = VEE x 0.9
VREG = VREF x N

VBA : Output of the reference voltage generator
VREF : Input of the voltage regulator
VREG : Output of the voltage regulator
N : Boost level
M : EVR Value

(14-21) Frequency Control

The "Frequency Control" instruction adjusts the frame frequency.

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	1	0	0

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
1	1	0	1	*	Rf2	Rf1	Rf0

(Default: DV_3-DV0=0H / Register Address: DH)

Table 29 Frequency Control

Rf 2	Rf 1	Rf 0	Feedback Resistor Value
0	0	0	Reference Value
0	0	1	0.8 x Reference Value
0	1	0	0.9 x Reference Value
0	1	1	1.1 x Reference Value
1	0	0	1.2 x Reference Value
1	0	1	0.7 x Reference Value
1	1	0	1.3 x Reference Value
1	1	1	Inhibited

(14-22) Discharge ON/OFF

Discharge circuit is used to discharge out of the stabilizing capacitors placed on the V_{LCD}, V_1, V_2, V_3,V_4 and V_{OUT}. Refer to "(11-4) Discharge Circuit".

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	1	0	0

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
1	1	1	0	*	*	DIS2	DIS

(Default: DIS2,DIS1=0H / Register Address: EH)

D_0 (DIS)

DIS=0 : Discharge OFF
DIS=1 : Discharge ON (Discharge from V_{LCD}, V_1, V_2, V_3 and V_4)

D_1 (DIS2)

DIS2=0 : Discharge OFF
DIS2=1 : Discharge ON (Discharge from V_{OUT} through the internal resistor between V_{OUT} and V_{EE})

NOTE) Resistance is 100KΩ typical.

(14-23) Register Address

The "Register Address" instruction specifies a register address.

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	1	0	0

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
1	1	0	0	RA3	RA2	RA1	RA0

(Default: RA3-RA0=BH / Register Address: CH)

(14-24) Register Read /ID Code Read

The "Register Read /ID Code Read" instruction reads out instruction data from the register which address is specified by the "Register Address" instruction. And it reads out the ID code set by the ID_3-ID_0 terminals. Note that this instruction is used in the parallel interface mode only.

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	0	1	0/1	0/1	0/1

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
ID3	ID2	ID1	ID0	Internal register data			

(14-25) Window End Column Address

The "Window End Column Address" instruction specifies the column address of the end point. Refer to "(4-2) Window Area for DDRAM Access". The setting order is lower byte first, then upper byte.

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	1	0	1

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
0	0	0	0	EX3	EX2	EX1	EX0

(Default: EX3-EX0=0H / Register Address: 0H)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	1	0	1

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
0	0	0	1	EX7	EX6	EX5	EX4

(Default: EX7-EX4=0H / Register Address: 1H)

(14-26) Window End Row Address

The "Window End Row Address" instruction specifies the row address of the end point. Refer to "(4-2) Window Area for DDRAM Access". The setting order is lower byte first, then upper byte.

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	1	0	1

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
0	0	1	0	EY3	EY2	EY1	EY0

(Default: EY3-EY0=0H / Register Address: 2H)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	1	0	1

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
0	0	1	1	*	EY6	EY5	EY4

(Default: EY6-EY4=0H / Register Address: 3H)

(14-27) Initial Line-reverse Address

The "Initial Line-reverse Address" instruction specifies the start line of the line-reverse display area. The setting order is lower byte first, then upper byte.

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	1	0	1

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
0	1	0	0	LS3	LS2	LS1	LS0

(Default: LS3-LS0=0H / Register Address: 4H)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	1	0	1

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
0	1	0	1	*	LS6	LS5	LS4

(Default: LS6-LS4=0H / Register Address: 5H)

(14-28) Last Line-reverse Address

The "Last Line-reverse Address" instruction specifies the end line of the line-reverse display area. The setting order is lower byte first, then upper byte.

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	1	0	1

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
0	1	1	0	LE3	LE2	LE1	LE0

(Default: LE3-LE0=0H / Register Address: 6H)

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	1	0	1

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
0	1	1	1	*	LE6	LE5	LE4

(Default: LE6-LE4=0H / Register Address: 7H)

(14-29) Line Reverse ON/OFF

The "Line Reverse ON/OFF" instruction enables the line-reverse display, and blink function as well. Note that the line reverse display cannot be used for entire display area. In this case, use the reverse display function by the D_3 (REV) bit of the "Display Control (2)" instruction.

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	1	0	1

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
1	0	0	0	*	*	BT	LREV

(Default: BT,LREV=0H / Register Address: 8H)

D_0 (LREV)

LREV =0 : Line Reverse OFF (Normal)
LREV =1 : Line Reverse ON

D_1 (BT)

BT =0 : No Blink
BT =1 : Blink once every 32 frames



Fig 19 On-screen Image in Using Line-reverse Display and Blink Function

(14-30) Upper/Lower Palette Select

The "Upper/Lower Palette Select" instruction selects either upper or lower palette register.

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	1	0	1

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
1	0	0	1	*	*	*	PS

(Default: PS=0 / Register Address: 9H)

D_0 (PS)

PS=0 : Lower Palettes (PA00, PA01, PA02, PA03, …, PC74)
PS=1 : Upper Palettes (PA80, PA81, PA82, PA83, …, PC154)

(14-31) PWM Control

The "PWM control" instruction selects PWM type, as shown in Fig 20.

CSb	RS	RDb	WRb	RE2	RE1	RE0
0	1	1	0	1	0	1

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
1	0	1	0	PWMS	PWMA	PWMB	PWMC

(Default: PWMS,PWMA,PWMB,PWMC=0H / Register Address: AH)

D_3 (PWMS)

PWMS=0 : Type 1
PWMS=1 : Type 2

D_2 (PWMA), D_1 (PWMB), D_0 (PWMC)

PWMZ=0 (Z=A, B and C): Type 1-O
PWMZ=1 (Z=A, B and C): Type 1-E

PWM Type 1 (PWMS=0)



PWM Type 2 (PWMS=1)



Fig 20 PWM Control

(15) CHIP IDENTIFICATION (ID) CODE

The ID code is decided by setting the ID_3, ID_2, ID_1 and ID_0 terminals. In the parallel interface mode, the ID code is read out through the data bus (D_7, D_6, D_5 and D_4) by the "Register Read /ID Code Read" instruction. In the 3 or 4-line serial interface mode, the ID code is read out by the "Boost Level /ID Code Read" instruction, as follows.

When using the 4-line serial interface mode, set "1" at the "IDR" bit of the "Boost Level /ID Code Read" instruction. Then, the SDA becomes in high-impedance (Hi-Z) at the falling edge of the 8th SCL signal, and the ID code (ID_3, ID_2, ID_1 and ID_0) is read out bit by bit at the rising edges of the 9th,…12th SCL. After that, the ID code operation continues up to the 16th SCL, then returns to the normal operation. When using the 3-line serial interface mode, the SDA becomes in high-impedance at the 9th SCL, and the ID code is read out at the 10th,…13th SCL. Then, the ID code operation continues up to the 18th SCL.

4-Line Serial Interface



3-Line Serial Interface



Fig 21 ID Code Reading Operation

NOTE1) The AC timing of the ID code operation is different from the timing of the normal operation. Refer to " (6) Read Operation (Serial Interface)".

NOTE2) After setting "1" at the "IDR" bit, the CS should remain "L" until the ID code operation is completed. Once the CS becomes "H", the ID code operation is released.

(16) PARTIAL DISPLAY FUNCTION

The partial display function activates specified area on an LCD screen, or equivalently, common drivers are simply scanning this specified area. This function allows LCD modules to work in a minimum duty cycle ratio to minimize power consumption. The partial display function is carried out by the combination of the "Duty Cycle Ratio", "LCD Bias Ratio", "Boost Level" and "EVR Control" instructions. For more information, refer to "(14-11) Duty Cycle Ratio", "(14-12) Boost Level /ID Code Read", "(14-13) LCD Bias Ratio" and "(14-20) EVR Control". Typical setting sequence is shown in "(19-4) Partial Display Sequence".



Fig 22 On-screen Image in Using Partial Display Function

(17) SWAP FUNCTION

The swap function switches the palettes Aj and the palettes Cj (j=0-15), and is controlled by the D_1 (SWAP) bit of the "Display Control (2)" instruction. This function reduces the restrictions on the IC position of an LCD module. Fig 23 "Overview of Swap Function" illustrates general outlines of internal operations, and (17-1-1) through (17-1-4) show each configuration on a mode-by-mode basis.



Fig 23 Overview of SWAP Function

(17-1) Swap Function in Variable 16-grayscale Mode

16-bit Bus Length

(REF, SWAP)=(0,0) or (1,1)



(REF, SWAP)=(0,1) or (1,0)



NOTE1) Without a special note on the left, the ABS, HSW and C256 bits are regarded as “0”.

8-bit Bus Length

(REF, SWAP)=(0,0) or (1,1)



(REF, SWAP)=(0,1) or (1,0)



NOTE1) Without a special note on the left, the ABS, HSW and C256 bits are regarded as “0”.

(17-2) Swap Function in Variable 8-grayscale Mode

8-bit Bus Length

(REF, SWAP)=(0,0) or (1,1)



(REF, SWAP)=(0,1) or (1,0)



NOTE1) Without a special note on the left, the ABS, HSW and C256 bits are regarded as “0”.

(17-3) Swap Function in Fixed 8-grayscale Mode

16-bit Bus Length

(REF, SWAP)=(0,0) or (1,1)



(REF, SWAP)=(0,1) or (1,0)



NOTE1) Without a special note on the left, the ABS, HSW and C256 bits are regarded as “0”.
NOTE2) The data indicated with a slash mark (/) is invalid.

8-bit Bus Length

(REF, SWAP)=(0,0) or (1,1)



(REF, SWAP)=(0,1) or (1,0)



NOTE1) Without a special note on the left, the ABS, HSW and C256 bits are regarded as “0”.
NOTE2) The data indicated with a slash mark (/) is invalid.

(17-4) Swap Function in B&W Mode

16-bit Bus Length

(REF, SWAP)=(0,0) or (1,1)



(REF, SWAP)=(0,1) or (1,0)



NOTE1) Without a special note on the left, the ABS, HSW and C256 bits are regarded as “0”.
NOTE2) The data indicated with a slash mark (/) is invalid.

8-bit Bus Length

SWAP=0



SWAP=1



NOTE1) Without a special note on the left, the ABS, HSW and C256 bits are regarded as "0".
NOTE2) The data indicated with a slash mark (/) is invalid.

(18) RELATION BETWEEN ROW ADDRESS AND COMMON DRIVER

The relation between row address and common driver is changed by the D_3 (SHIFT) bit of the "Display Control (1)" and the "Duty Cycle Ratio", "Initial Display Line" and "Initial COM" instructions.

When the "Initial Display Line" is set to (LA6:LA0=00H: Address "0"), the row address corresponding to an initial COM is "0". However, if the "Initial Display Line" is other than "0", the row address is shifted from "0" by just that address. For instance, when the initial display line address is (LA6:LA0=05H: Address "5") and the initial COM is (SC3:SC0=1H), the row address on the initial COM is "5" and the initial COM is "COM_4".

(18-1) through (18-5) illustrate the examples of the relation between row address and common driver.

(18-1) SHIFT=0, Initial Display Line "0", Duty Cycle Ratio "1/81"

SHIFT=0, DS3-0=(0,0,0,0), LA6-LA0=(0,0,0,0,0,0,0), DSE=0											
SC3 - SC0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010
COM0	0	76	72	64	56	48	40	32	24	16	8
COM1	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM2	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM3	↓	79	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM4	↓	0	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM5	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM6	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM7	↓	↓	79	↓	↓	↓	↓	↓	↓	↓	↓
COM8	↓	↓	0	↓	↓	↓	↓	↓	↓	↓	↓
COM9	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM10	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM11	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM12	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM13	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM14	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM15	↓	↓	↓	79	↓	↓	↓	↓	↓	↓	↓
COM16	↓	↓	↓	0	↓	↓	↓	↓	↓	↓	↓
COM17	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM18	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM19	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM20	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM21	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM22	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM23	↓	↓	↓	↓	79	↓	↓	↓	↓	↓	↓
COM24	↓	↓	↓	↓	0	↓	↓	↓	↓	↓	↓
COM25	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM26	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM27	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM28	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM29	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM30	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM31	↓	↓	↓	↓	↓	79	↓	↓	↓	↓	↓
COM32	↓	↓	↓	↓	↓	0	↓	↓	↓	↓	↓
COM33	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM34	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM35	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM36	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM37	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM38	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM39	↓	↓	↓	↓	↓	↓	79	↓	↓	↓	↓
COM40	↓	↓	↓	↓	↓	↓	0	↓	↓	↓	↓
COM41	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM42	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM43	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM44	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM45	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM46	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM47	↓	↓	↓	↓	↓	↓	↓	79	↓	↓	↓
COM48	↓	↓	↓	↓	↓	↓	↓	0	↓	↓	↓
COM49	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM50	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM51	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM52	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM53	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM54	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM55	↓	↓	↓	↓	↓	↓	↓	↓	79	↓	↓
COM56	↓	↓	↓	↓	↓	↓	↓	↓	0	↓	↓
COM57	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM58	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM59	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM60	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM61	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM62	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM63	↓	↓	↓	↓	↓	↓	↓	↓	↓	79	↓
COM64	↓	↓	↓	↓	↓	↓	↓	↓	↓	0	↓
COM65	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM66	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM67	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM68	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM69	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM70	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM71	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	79
COM72	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	0
COM73	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM74	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM75	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM76	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM77	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM78	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM79	79	75	71	63	55	47	39	31	23	15	7
81st COM Timing	79	79	79	79	79	79	79	79	79	79	79

Fig 24 Relation between Row address and Common Driver (1)

NOTE1) DS: Duty Cycle Ratio / SC: Initial COM / LA: Initial Display Line Address
NOTE2) Segment waveforms for 81st COM timing are the same as for 80th COM timing (Row address "79").

(18-2) SHIFT=0, Initial Display Line "0", Duty Cycle Ratio "1/13"

SHIFT=0, DS3-0=(1,0,0,1), LA6-LA0=(0,0,0,0,0,0,0), DSE=0											
SC3 - SC0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010
COM0	0										8
COM1	↓										↓
COM2	↓										↓
COM3	↓										11
COM4	↓	0									
COM5	↓	↓									
COM6	↓	↓									
COM7	↓	↓									
COM8	↓	↓	0								
COM9	↓	↓	↓								
COM10	↓	↓	↓								
COM11	11	↓	↓								
COM12		↓	↓								
COM13		↓	↓								
COM14		↓	↓								
COM15		11	↓								
COM16			↓	0							
COM17			↓	↓							
COM18			↓	↓							
COM19			11	↓							
COM20				↓							
COM21				↓							
COM22				↓							
COM23				↓							
COM24				↓	0						
COM25				↓	↓						
COM26				↓	↓						
COM27				11	↓						
COM28					↓						
COM29					↓						
COM30					↓						
COM31					↓						
COM32					↓	0					
COM33					↓	↓					
COM34					↓	↓					
COM35					11	↓					
COM36						↓					
COM37						↓					
COM38						↓					
COM39						↓					
COM40						↓	0				
COM41						↓	↓				
COM42						↓	↓				
COM43						11	↓				
COM44							↓				
COM45							↓				
COM46							↓				
COM47							↓				
COM48							↓	0			
COM49							↓	↓			
COM50							↓	↓			
COM51							11	↓			
COM52								↓			
COM53								↓			
COM54								↓			
COM55								↓			
COM56								↓	0		
COM57								↓	↓		
COM58								↓	↓		
COM59								11	↓		
COM60									↓		
COM61									↓		
COM62									↓		
COM63									↓		
COM64									↓	0	
COM65									↓	↓	
COM66									↓	↓	
COM67									11	↓	
COM68										↓	
COM69										↓	
COM70										↓	
COM71										↓	
COM72										↓	0
COM73										↓	↓
COM74										↓	↓
COM75										11	↓
COM76											↓
COM77											↓
COM78											↓
COM79											7
13th COM Timing	11	11	11	11	11	11	11	11	11	11	11

Fig 25 Relation between Row address and Common Driver (2)

NOTE1) DS: Duty Cycle Ratio / SC: Initial COM / LA: Initial Display Line Address
NOTE2) Segment waveforms for 13th COM timing are the same as for 12th COM timing (Row address "11").

(18-3) SHIFT=1, Initial Display Line "0", Duty Cycle Ratio "1/81"

SHIFT=1, DS3-0=(0,0,0,0), LA6-LA0=(0,0,0,0,0,0,0), DSE=0											
SC3 - SC0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010
COM0	79	75	71	63	55	47	39	31	23	15	7
COM1	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑
COM2	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑
COM3	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑
COM4	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑
COM5	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑
COM6	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑
COM7	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	0
COM8	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	79
COM9	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑
COM10	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑
COM11	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑
COM12	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑
COM13	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑
COM14	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑
COM15	↑	↑	↑	↑	↑	↑	↑	↑	↑	0	↑
COM16	↑	↑	↑	↑	↑	↑	↑	↑	↑	79	↑
COM17	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑
COM18	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑
COM19	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑
COM20	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑
COM21	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑
COM22	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑
COM23	↑	↑	↑	↑	↑	↑	↑	↑	0	↑	↑
COM24	↑	↑	↑	↑	↑	↑	↑	↑	79	↑	↑
COM25	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑
COM26	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑
COM27	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑
COM28	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑
COM29	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑
COM30	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑
COM31	↑	↑	↑	↑	↑	↑	↑	0	↑	↑	↑
COM32	↑	↑	↑	↑	↑	↑	↑	79	↑	↑	↑
COM33	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑
COM34	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑
COM35	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑
COM36	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑
COM37	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑
COM38	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑
COM39	↑	↑	↑	↑	↑	↑	0	↑	↑	↑	↑
COM40	↑	↑	↑	↑	↑	↑	79	↑	↑	↑	↑
COM41	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑
COM42	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑
COM43	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑
COM44	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑
COM45	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑
COM46	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑
COM47	↑	↑	↑	↑	↑	0	↑	↑	↑	↑	↑
COM48	↑	↑	↑	↑	↑	79	↑	↑	↑	↑	↑
COM49	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑
COM50	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑
COM51	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑
COM52	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑
COM53	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑
COM54	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑
COM55	↑	↑	↑	↑	0	↑	↑	↑	↑	↑	↑
COM56	↑	↑	↑	↑	79	↑	↑	↑	↑	↑	↑
COM57	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑
COM58	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑
COM59	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑
COM60	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑
COM61	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑
COM62	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑
COM63	↑	↑	↑	0	↑	↑	↑	↑	↑	↑	↑
COM64	↑	↑	↑	79	↑	↑	↑	↑	↑	↑	↑
COM65	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑
COM66	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑
COM67	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑
COM68	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑
COM69	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑
COM70	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑
COM71	↑	↑	0	↑	↑	↑	↑	↑	↑	↑	↑
COM72	↑	↑	79	↑	↑	↑	↑	↑	↑	↑	↑
COM73	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑
COM74	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑
COM75	↑	0	↑	↑	↑	↑	↑	↑	↑	↑	↑
COM76	↑	79	↑	↑	↑	↑	↑	↑	↑	↑	↑
COM77	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑
COM78	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑
COM79	0	76	72	64	56	48	40	32	24	16	8
81st COM Timing	79	79	79	79	79	79	79	79	79	79	79

Fig 26 Relation between Row address and Common Driver (3)

NOTE1) DS: Duty Cycle Ratio / SC: Initial COM / LA: Initial Display Line Address
NOTE2) Segment waveforms for 81st COM timing are the same as for 80th COM timing (Row address "79").

(18-4) SHIFT=0, Initial Display Line “5”, Duty Cycle Ratio “1/81”

SHIFT=0, DS3-0=(0,0,0,0), LA6-LA0=(0,0,0,0,1,0,1), DSE=0											
SC3 - SC0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010
COM0	5	1	77	69	61	53	45	37	29	21	13
COM1	↓	↓	78	↓	↓	↓	↓	↓	↓	↓	↓
COM2	↓	↓	79	↓	↓	↓	↓	↓	↓	↓	↓
COM3	↓	↓	0	↓	↓	↓	↓	↓	↓	↓	↓
COM4	↓	5	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM5	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM6	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM7	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM8	↓	↓	5	↓	↓	↓	↓	↓	↓	↓	↓
COM9	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM10	↓	↓	↓	79	↓	↓	↓	↓	↓	↓	↓
COM11	↓	↓	↓	0	↓	↓	↓	↓	↓	↓	↓
COM12	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM13	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM14	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM15	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM16	↓	↓	↓	5	↓	↓	↓	↓	↓	↓	↓
COM17	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM18	↓	↓	↓	↓	79	↓	↓	↓	↓	↓	↓
COM19	↓	↓	↓	↓	0	↓	↓	↓	↓	↓	↓
COM20	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM21	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM22	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM23	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM24	↓	↓	↓	↓	5	↓	↓	↓	↓	↓	↓
COM25	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM26	↓	↓	↓	↓	↓	79	↓	↓	↓	↓	↓
COM27	↓	↓	↓	↓	↓	0	↓	↓	↓	↓	↓
COM28	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM29	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM30	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM31	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM32	↓	↓	↓	↓	↓	5	↓	↓	↓	↓	↓
COM33	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM34	↓	↓	↓	↓	↓	↓	79	↓	↓	↓	↓
COM35	↓	↓	↓	↓	↓	↓	0	↓	↓	↓	↓
COM36	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM37	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM38	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM39	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM40	↓	↓	↓	↓	↓	↓	5	↓	↓	↓	↓
COM41	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM42	↓	↓	↓	↓	↓	↓	↓	79	↓	↓	↓
COM43	↓	↓	↓	↓	↓	↓	↓	0	↓	↓	↓
COM44	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM45	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM46	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM47	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM48	↓	↓	↓	↓	↓	↓	↓	5	↓	↓	↓
COM49	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM50	↓	↓	↓	↓	↓	↓	↓	↓	79	↓	↓
COM51	↓	↓	↓	↓	↓	↓	↓	↓	0	↓	↓
COM52	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM53	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM54	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM55	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM56	↓	↓	↓	↓	↓	↓	↓	↓	5	↓	↓
COM57	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM58	↓	↓	↓	↓	↓	↓	↓	↓	↓	79	↓
COM59	↓	↓	↓	↓	↓	↓	↓	↓	↓	0	↓
COM60	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM61	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM62	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM63	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM64	↓	↓	↓	↓	↓	↓	↓	↓	↓	5	↓
COM65	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM66	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	79
COM67	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	0
COM68	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM69	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM70	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM71	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM72	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	5
COM73	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM74	79	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM75	0	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM76	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM77	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM78	↓	79	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM79	4	0	76	68	60	52	44	36	28	20	12
81st COM Timing	4	4	4	4	4	4	4	4	4	4	4

Fig 27 Relation between Row address and Common Driver (4)

NOTE1) DS: Duty Cycle Ratio / SC: Initial COM / LA: Initial Display Line Address
NOTE2) Segment waveforms for 81st COM timing are the same as for 80th COM timing (Row address “79”).

(18-5) SHIFT=0, Initial Display Line “0”, Duty Cycle Ratio “1/81”, Duty-1 ON

SHIFT=0, DS3-0=(0,0,0,0), LA6-LA0=(0,0,0,0,0,0,0), DSE=1											
SC3 - SC0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010
COM0	0	76	72	64	56	48	40	32	24	16	8
COM1	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM2	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM3	↓	79	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM4	↓	0	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM5	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM6	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM7	↓	↓	79	↓	↓	↓	↓	↓	↓	↓	↓
COM8	↓	↓	0	↓	↓	↓	↓	↓	↓	↓	↓
COM9	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM10	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM11	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM12	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM13	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM14	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM15	↓	↓	↓	79	↓	↓	↓	↓	↓	↓	↓
COM16	↓	↓	↓	0	↓	↓	↓	↓	↓	↓	↓
COM17	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM18	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM19	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM20	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM21	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM22	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM23	↓	↓	↓	↓	79	↓	↓	↓	↓	↓	↓
COM24	↓	↓	↓	↓	0	↓	↓	↓	↓	↓	↓
COM25	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM26	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM27	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM28	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM29	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM30	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM31	↓	↓	↓	↓	↓	79	↓	↓	↓	↓	↓
COM32	↓	↓	↓	↓	↓	0	↓	↓	↓	↓	↓
COM33	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM34	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM35	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM36	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM37	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM38	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM39	↓	↓	↓	↓	↓	↓	79	↓	↓	↓	↓
COM40	↓	↓	↓	↓	↓	↓	0	↓	↓	↓	↓
COM41	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM42	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM43	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM44	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM45	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM46	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM47	↓	↓	↓	↓	↓	↓	↓	79	↓	↓	↓
COM48	↓	↓	↓	↓	↓	↓	↓	0	↓	↓	↓
COM49	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM50	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM51	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM52	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM53	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM54	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM55	↓	↓	↓	↓	↓	↓	↓	↓	79	↓	↓
COM56	↓	↓	↓	↓	↓	↓	↓	↓	0	↓	↓
COM57	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM58	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM59	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM60	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM61	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM62	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM63	↓	↓	↓	↓	↓	↓	↓	↓	↓	79	↓
COM64	↓	↓	↓	↓	↓	↓	↓	↓	↓	0	↓
COM65	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM66	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM67	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM68	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM69	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM70	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM71	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	79
COM72	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	0
COM73	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM74	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM75	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM76	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM77	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM78	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
COM79	79	75	71	63	55	47	39	31	23	15	7

Fig 28 Relation between Row address and Common Driver (5)

NOTE1) DS: Duty Cycle Ratio / SC: Initial COM / LA: Initial Display Line Address

(19) TYPICAL INSTRUCTION SEQUENCES

(19-1) Initialization Sequence in Using Internal LCD Power Supply



NOTE1) If different power sources are applied to the V_{DD} and the V_{EE}, turn on the V_{DD} first.
NOTE2) Wait until the V_{DD} and V_{EE} are stabilized.
NOTE3) Wait 10 [us] or more.
NOTE4) Wait until the V_{OUT} is stabilized.
NOTE5) Wait until the V_{LCD} and V_1-V_4 are stabilized.

(19-2) Initialization Sequence in Using External LCD Power Supply



NOTE1) Wait until the V_{DD} is stabilized.
NOTE2) Wait 10 [us] or more.
NOTE3) Wait until the external LCD power supply (V_{OUT}, V_{LCD}, V_1-V_4) are stabilized.

(19-3) Display Data Write Sequence

Optional Status	Instruction Code								Setting (Example)
	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	
INSTRUCTION TABLE SELECT	1	1	1	1	0	0	0	0	- Instruction Table Select (0,0,0)
Initial Display Line (Lower)	0	1	0	0	0	0	0	0	
Initial Display Line (Upper)	0	1	0	1	*	0	0	0	-Initial Display Line (00)H
Increment Control	1	0	1	0	1	1	1	1	- Window Area Access ON - Read-modify-write ON - Column & Row Increment
Column Address (Lower)	0	0	0	0	0	0	0	0	
Column Address (Upper)	0	0	0	1	0	0	0	0	- Window Start Column Address (00)H
Row Address (Lower)	0	0	1	0	0	0	0	0	
Row Address (Upper)	0	0	1	1	0	0	0	0	- Window Start Row Address (00)H
INSTRUCTION TABLE SELECT	1	1	1	1	0	1	0	1	- Instruction Table Select (1,0,1)
Window End Column Address (Lower)	0	0	0	0	0	1	0	0	
Window End Column Address (Upper)	0	0	0	1	0	0	0	0	-Window End Column Address (04)H
Window End Row Address (Lower)	0	0	1	0	0	1	0	0	
Window End Row Address (Upper)	0	0	1	1	0	0	0	0	- Window End Row Address (04)H
Display Data Write	0	0	0	0	0	0	0	0	- Writing Display Data on the DDRAM for Checker Flag in B&W Mode (Example)
:	1	1	1	1	1	1	1	1	
:	:	:	:	:	:	:	:	:	
:	:	:	:	:	:	:	:	:	
:	Repeating All “0” and All “1” Alternately								
:	:	:	:	:	:	:	:	:	
:	:	:	:	:	:	:	:	:	
:	1	1	1	1	1	1	1	1	
Display Data Write	0	0	0	0	0	0	0	0	
INSTRUCTION TABLE SELECT	1	1	1	1	0	0	0	0	- Instruction Table Select (0,0,0)
Display Control (1)	1	0	0	0	0	0	0	1	- Display ON
END									



(19-4) Partial Display Sequence



NOTE1) Wait until the voltage booster is completely turned off. Make sure what is the wait time in the particular application.
NOTE2) Wait until the V_{OUT} is stabilized.
NOTE3) Wait until the V_{LCD} and V_1-V_4 are stabilized.

(19-5) Power OFF Sequence



NOTE) Wait until the Discharge is completed.

■ ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	CONDITION	TERMINAL	RATING	UNIT
Supply Voltage (1)	V_{DD}	V_{SS}=0V V_{SSH}=0V Ta = +25°C	V_{DD}	-0.3 to +4.0	V
Supply Voltage (2)	V_{EE}		V_{EE}	-0.3 to +4.0	V
Supply Voltage (3)	V_{OUT}		V_{OUT}	-0.3 to +19.0	V
Supply Voltage (4)	V_{REG}		V_{REG}	-0.3 to +19.0	V
Supply Voltage (5)	V_{LCD}		V_{LCD}	-0.3 to +19.0	V
Supply Voltage (6)	V_1, V_2, V_3, V_4		V_1, V_2, V_3, V_4	-0.3 to V_{LCD} + 0.3	V
Input Voltage	V_I		*1	-0.3 to V_{DD} + 0.3	V
Storage Temperature	Tstg			-45 to +125	°C

NOTE1) D_0 to D_{15}, CSb, RS, RDb, WRb, OSC1, RESb, TEST1, and TEST2
NOTE2) To stabilize the LSI operation, place decoupling capacitors between V_{DD} and V_{SS} and between V_{EE} and V_{SSH}.

■ RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	TERMINAL	MIN	TYP	MAX	UNIT	NOTE
Supply Voltage	V_{DD1}	V_{DD}	1.7		3.3	V	1
	V_{DD2}		2.4		3.3	V	2
	V_{EE}	V_{EE}	2.4		3.3	V	3
Operating Voltage	V_{LCD}	V_{LCD}	5		18.0	V	4
	V_{OUT}	V_{OUT}			18.0	V	
	V_{REG}	V_{REG}			$V_{OUT} \times 0.9$	V	
	V_{REF}	V_{REF}	2.1		3.3	V	5
Operating Temperature	Topr		-30		85	°C	

NOTE1) Applied to the condition when the reference voltage generator is not used.
NOTE2) Applied to the condition when the reference voltage generator is used.
NOTE3) Applied to the condition when the voltage booster is used.
NOTE4) The following relation among the LCD bias voltages must be maintained.
$V_{SSH}<V_4<V_3<V_2<V_1<V_{LCD}<V_{OUT}$
NOTE5) Relation: $V_{REF}<V_{EE}$ must be maintained.

■ DC CHARACTERISTICS

V_{SS}=0V, V_{SSH}=0V, V_{DD}=+1.7 to +3.3V, Ta=-30 to +85°C

PARAMETER	SYMBOL	CONDITION		MIN	TYP	MAX	UNIT	NOTE
"H" Level Input Voltage	V_{IH}			0.8 V_{DD}		V_{DD}	V	1
"L" Level Input Voltage	V_{IL}			0		0.2V_{DD}	V	1
"H" Level Output Voltage	V_{OH1}	I_{OH} = -0.4mA		V_{DD} - 0.4			V	2
"L" Level Output Voltage	V_{OL1}	I_{OL} = 0.4mA				0.4	V	2
"H" Level Output Voltage	V_{OH2}	I_{OH} = -0.1mA		V_{DD} - 0.4			V	3
"L" Level Output Voltage	V_{OL2}	I_{OL} = 0.1mA				0.4	V	3
Input Leakage Current	I_{LI}	V_I = V_{SS} or V_{DD}		-10		10	µA	4
Output Leakage Current	I_{LO}	V_I = V_{SS} or V_{DD}		-10		10	µA	5
Driver ON-resistance	R_{ON1}	$\|\Delta V_{ON}\|$ = 0.5V	V_{LCD} = 10V		1	2	kΩ	6
			V_{LCD} = 6V		2	4		
Stand-by Current	I_{STB}	CSb=V_{DD}, Ta=25°C	V_{DD} = 3V			15	µA	7
Oscillation Frequency Using Internal Resistor	f_{OSC1}	V_{DD} = 3V, Ta = 25°C		309	377	445	kHz	8
	f_{OSC2}			69	85	101		9
	f_{OSC3}			10	12.2	14.4		10
Oscillation Frequency Using External Resistor	f_{r1}	Rf=24kΩ			382		kHz	11
	f_{r2}	Rf=120kΩ			84			
	f_{r3}	Rf=820kΩ			12.8			
Voltage Booster Output Voltage	V_{OUT}	N-time boost (N=2 to 6) RL = 500kΩ (V_{OUT} - V_{SSH})		(N x V_{EE}) x 0.95			V	12
Operating Current (1)	I_{DD1}	V_{DD} = 3V, 6-time boost All pixels ON			760	1140	µA	13
Operating Current (2)	I_{DD2}	V_{DD} = 3V, 6-time boost Checker flag display			930	1400		
Operating Current (3)	I_{DD3}	V_{DD} = 3V, 5-time boost All pixels ON			520	780		
Operating Current (4)	I_{DD4}	V_{DD} = 3V, 5-time boost Checker flag display			650	980		
Operating Current (5)	I_{DD5}	V_{DD} = 3V, 4-time boost All pixels ON			360	540		
Operating Current (6)	I_{DD6}	V_{DD} = 3V, 4-time boost Checker flag display			450	680		
V_{BA} Output Voltage	V_{BA}	V_{EE} = 2.4 to 3.3V		(0.9 V_{EE}) x 0.98	0.9 V_{EE}	(0.9 V_{EE}) x 1.02	V	14
V_{REG} Output Voltage	V_{REG}	V_{EE} = 2.4 to 3.3V, V_{REF} = 0.9 x V_{EE}, N-time boost (N=2 to 6)		(V_{REF} x N) x 0.97	(V_{REF} x N)	(V_{REF} x N) x 1.03	V	15
LCD Bias Voltages	V_2			-100	0	+100	mV	16
	V_3			-100	0	+100		
	V_{D12}			-30	0	+30		
	V_{D34}			-30	0	+30		
	V_{D24}			-30	0	+30		

■ OSCILLATION FREQUENCY AND FRAME FREQUENCY

OSCILLATOR /EXTERNAL CLOCK	SYMBOL	DISPLAY MODE	FRAME FREQUENCY (FLM) DUTY CYCLE RATIO (1/D) <DSE=0>		
			1/81-1/57	1/47-1/27	1/17-1/13
Using Internal Oscillator	f_{OSC1}	Variable 8-/16-level Grayscale Mode	f_{OSC} / (62xD)	f_{OSC} / (62xDx2)	f_{OSC} / (62xDx4)
	f_{OSC2}	Fixed 8-level Grayscale Mode	f_{OSC} / (14xD)	f_{OSC} / (14xDx2)	f_{OSC} / (14xDx4)
	f_{OSC3}	B&W Mode	f_{OSC} / (2xD)	f_{OSC} / (2xDx2)	f_{OSC} / (2xDx4)
Using External Clock	f_{CK1}	Variable 8-/16-level Grayscale Mode	f_{CK} / (62xD)	f_{CK} / (62xDx2)	f_{CK} / (62xDx4)
	f_{CK2}	Fixed 8-level Grayscale Mode	f_{CK} / (14xD)	f_{CK} / (14xDx2)	f_{CK} / (14xDx4)
	f_{CK3}	B&W Mode	f_{CK} / (2xD)	f_{CK} / (2xDx2)	f_{CK} / (2xDx4)

NOTE1) D_0-D_{15}, CSb, RS, RDb, WRb, P/S, SEL68 and RESb

NOTE2) D_0-D_{15}

NOTE3) CL, FLM, FR and CLK

NOTE4) CSb, RS, SEL68, RDb, WRb, P/S, RESb and OSC1

NOTE5) D_0-D_{15} in high impedance

NOTE6) $SEGA_0$-$SEGA_{103}$, $SEGB_0$-$SEGB_{103}$, $SEGC_0$-$SEGC_{103}$ and COM_0-COM_{79}
This parameter defines the resistance between each COM/SEG and each LCD bias (V_{LCD}, V_1, V_2, V_3 and V_4).
- 0.5V Difference / 1/9 LCD Bias

NOTE7) V_{DD}
Oscillator is halted.
- CSb=1 (Disabled) / No-load on COM/SEG

NOTE8) CLK
This parameter defines the oscillation frequency by using the internal resistor, in the Variable grayscale mode.
- (Rf2, Rf1, Rf0)=(0,0,0)

NOTE9) CLK
This parameter defines the oscillation frequency by using the internal resistor, in the 8-level fixed grayscale mode.
- (Rf2, Rf1, Rf0)=(0,0,0)

NOTE10) CLK
This parameter defines the oscillation frequency by using the internal resistor, in the B&W mode.
- (Rf2, Rf1, Rf0)=(0,0,0)

NOTE11) OSC2
- V_{DD}=3V / Ta=25°C

NOTE12) V_{OUT}
This parameter is applied to the condition that the internal LCD power supply and the internal oscillator are used.
- V_{EE}=2.4V to 3.3V / EVR= (1,1,1,1,1,1,1) / 1/4 to 1/10 LCD Bias / 1/81 Duty Cycle / No-load on COM/SEG / RL=500kΩ between V_{OUT} and V_{SSH} / CA1=CA2=1.0uF / CA3=0.1uF / DCON="1" / AMPON="1"

NOTE13) V_{SS}, V_{SSH}
This parameter is applied to the condition that the internal LCD power supply and the internal oscillator are used.
- EVR= (1,1,1,1,1,1,1) / All Pixels ON or Checker Flag Display / No-load on COM/SEG / No-access from MPU / V_{DD}=V_{EE} / V_{REF}=0.9V_{EE} / CA1=CA2=1.0uF / CA3=0.1uF / DCON="1" / AMPON="1" / NLIN="0" / 1/81 Duty cycle / Ta=25°C

NOTE14) V_{BA}
- V_{BA}=V_{REF} / Boost Level (N)="1",/ DCON="0" / V_{OUT}=13.5V

NOTE15) V_{REG}
- V_{EE}=2.4V to 3.3V / V_{REF}=0.9V_{EE} / VOUT=18V / 1/4 to 1/10 LCD bias ratio / 1/81 duty cycle / EVR=(1,1,1,1,1,1,1) / Checker flag display / No-load on COM/SEG / Boost Level (N)="2" to "6" / CA1=CA2=1.0uF / CA3=0.1uF / DCON="0" / AMPON="1" / NLIN="0"

NOTE16) V_{LCD}, V_1, V_2, V_3 and V_4
- V_{EE}=3.0V / V_{REF}=0.9V_{EE} / V_{OUT}=15V/ 1/4 to 1/10 LCD Bias / EVR= (1,1,1,1,1,1,1) / Display OFF / No-load on COM/SEG / Boost Level (N)="5" / CA1=CA2=1.0uF / CA3=0.1uF / DCON="0" / AMPON="1"



V_{D12}: (1)-(2)
V_{D34}: (3)-(4)
V_{D24}: (2)-(4)

■ AC CHARACTERISTICS

(1) Write Operation (Parallel Interface / 80-series MPU)



(V_{DD}=2.5 to 3.3V, Ta=-30 to +85°C)

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Address hold time Address setup time	t_{AH8} t_{AS8}		0 0		ns ns	CSb RS
System cycle time Enable ”L” level pulse width Enable ”H” level pulse width	t_{CYC8} t_{WRLW8} t_{WRHW8}		90 35 35		ns ns ns	WRb
Data setup time Data hold time	t_{DS8} t_{DH8}		30 5		ns ns	D_0 to D_{15}

(V_{DD}=2.2 to 2.5V, Ta=-30 to +85°C)

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Address hold time Address setup time	t_{AH8} t_{AS8}		0 0		ns ns	CSb RS
System cycle time Enable ”L” level pulse width Enable ”H” level pulse width	t_{CYC8} t_{WRLW8} t_{WRHW8}		160 70 70		ns ns ns	WRb
Data setup time Data hold time	t_{DS8} t_{DH8}		40 5		ns ns	D_0 to D_{15}

(V_{DD}=1.7 to 2.2V, Ta=-30 to +85°C)

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Address hold time Address setup time	t_{AH8} t_{AS8}		0 0		ns ns	CSb RS
System cycle time Enable ”L” level pulse width Enable ”H” level pulse width	t_{CYC8} t_{WRLW8} t_{WRHW8}		180 80 80		ns ns ns	WRb
Data setup time Data hold time	t_{DS8} t_{DH8}		70 10		ns ns	D_0 to D_{15}

NOTE) Each timing is specified based on 20% and 80% of V_{DD}.

(2) Read Operation (Parallel Interface / 80-series MPU)



(V_{DD}=2.5 to 3.3V, Ta=-30 to +85°C)

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Address hold time Address setup time	t_{AH8} t_{AS8}		0 0		ns ns	CSb RS
System cycle time Enable "L" level pulse width Enable "H" level pulse width	t_{CYC8} t_{WRLR8} t_{WRHR8}		180 80 80		ns ns ns	RDb
Read Data delay time Read Data hold time	t_{RDD8} t_{RDH8}	CL=15pF	 0	60	ns ns	D_0 to D_{15}

(V_{DD}=2.2 to 2.5V, Ta=-30 to +85°C)

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Address hold time Address setup time	t_{AH8} t_{AS8}		0 0		ns ns	CSb RS
System cycle time Enable "L" level pulse width Enable "H" level pulse width	t_{CYC8} t_{WRLR8} t_{WRHR8}		180 80 80		ns ns ns	RDb
Read Data delay time Read Data hold time	t_{RDD8} t_{RDH8}	CL=15pF	 0	60	ns ns	D_0 to D_{15}

(V_{DD}=1.7 to 2.2V, Ta=-30 to +85°C)

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Address hold time Address setup time	t_{AH8} t_{AS8}		0 0		ns ns	CSb RS
System cycle time Enable "L" level pulse width Enable "H" level pulse width	t_{CYC8} t_{WRLR8} t_{WRHR8}		300 140 140		ns ns ns	RDb
Read Data delay time Read Data hold time	t_{RDD8} t_{RDH8}	CL=15pF	 0	130	ns ns	D_0 to D_{15}

NOTE) Each timing is specified based on 20% and 80% of V_{DD}.

(3) Write Operation (Parallel Interface / 68-series MPU)



(V_{DD}=2.5 to 3.3V, Ta=-30 to +85°C)

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Address hold time Address setup time	t_{AH6} t_{AS6}		0 0		ns ns	CSb RS
System cycle time Enable ”L” level pulse width Enable ”H” level pulse width	t_{CYC6} t_{ELW6} t_{EHW6}		90 35 35		ns ns ns	E
Data setup time Data hold time	t_{DS6} t_{DH6}		40 5		ns ns	D_0 to D_{15}

(V_{DD}=2.2 to 2.5V, Ta=-30 to +85°C)

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Address hold time Address setup time	t_{AH6} t_{AS6}		0 0		ns ns	CSb RS
System cycle time Enable ”L” level pulse width Enable ”H” level pulse width	t_{CYC6} t_{ELW6} t_{EHW6}		160 70 70		ns ns ns	E
Data setup time Data hold time	t_{DS6} t_{DH6}		50 5		ns ns	D_0 to D_{15}

(V_{DD}=1.7 to 2.2V, Ta=-30 to +85°C)

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Address hold time Address setup time	t_{AH6} t_{AS6}		0 0		ns ns	CSb RS
System cycle time Enable ”L” level pulse width Enable ”H” level pulse width	t_{CYC6} t_{ELW6} t_{EHW6}		180 80 80		ns ns ns	E
Data setup time Data hold time	t_{DS6} t_{DH6}		70 10		ns ns	D_0 to D_{15}

NOTE) Each timing is specified based on 20% and 80% of V_{DD}.

(4) Read Operation (Parallel Interface / 68-series MPU)



(V_{DD}=2.5 to 3.3V, Ta=-30 to +85°C)

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Address hold time Address setup time	t_{AH6} t_{AS6}		0 0		ns ns	CSb RS
System cycle time Enable "L" level pulse width Enable "H" level pulse width	t_{CYC6} t_{ELR6} t_{EHR6}		180 80 80		ns ns ns	E
Read Data delay time Read Data hold time	t_{RDD6} t_{RDH6}	CL=15pF	0	70	ns ns	D_0 to D_{15}

(V_{DD}=2.2 to 2.5V, Ta=-30 to +85°C)

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Address hold time Address setup time	t_{AH6} t_{AS6}		0 0		ns ns	CSb RS
System cycle time Enable "L" level pulse width Enable "H" level pulse width	t_{CYC6} t_{ELR6} t_{EHR6}		180 80 80		ns ns ns	E
Read Data delay time Read Data hold time	t_{RDD6} t_{RDH6}	CL=15pF	0	70	ns ns	D_0 to D_{15}

(V_{DD}=1.7 to 2.2V, Ta=-30 to +85°C)

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Address hold time Address setup time	t_{AH6} t_{AS6}		0 0		ns ns	CSb RS
System cycle time Enable "L" level pulse width Enable "H" level pulse width	t_{CYC6} t_{ELR6} t_{EHR6}		300 140 140		ns ns ns	E
Read Data delay time Read Data hold time	t_{RDD6} t_{RDH6}	CL=15pF	0	130	ns ns	D_0 to D_{15}

NOTE) Each timing is specified based on 20% and 80% of V_{DD}.

(5) Write Operation (Serial Interface)



(V_{DD}=2.5 to 3.3V, Ta=-30 to +85°C)

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Serial clock cycle	t_{CYCS}		50		ns	SCL
SCL "H" level pulse width	t_{SHW}		20		ns	
SCL "L" level pulse width	t_{SLW}		20		ns	
Address setup time	t_{ASS}		20		ns	RS
Address hold time	t_{AHS}		20		ns	
Data setup time	t_{DSS}		20		ns	SDA
Data hold time	t_{DHS}		20		ns	
CSb – SCL time	t_{CSS}		20		ns	CSb
CSb hold time	t_{CSH}		20		ns	

(V_{DD}=2.2 to 2.5V, Ta=-30 to +85°C)

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Serial clock cycle	t_{CYCS}		50		ns	SCL
SCL "H" level pulse width	t_{SHW}		20		ns	
SCL "L" level pulse width	t_{SLW}		20		ns	
Address setup time	t_{ASS}		20		ns	RS
Address hold time	t_{AHS}		20		ns	
Data setup time	t_{DSS}		20		ns	SDA
Data hold time	t_{DHS}		20		ns	
CSb – SCL time	t_{CSS}		20		ns	CSb
CSb hold time	t_{CSH}		20		ns	

(V_{DD}=1.7 to 2.2V, Ta=-30 to +85°C)

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Serial clock cycle	t_{CYCS}		80		ns	SCL
SCL "H" level pulse width	t_{SHW}		35		ns	
SCL "L" level pulse width	t_{SLW}		35		ns	
Address setup time	t_{ASS}		35		ns	RS
Address hold time	t_{AHS}		35		ns	
Data setup time	t_{DSS}		35		ns	SDA
Data hold time	t_{DHS}		35		ns	
CSb – SCL time	t_{CSS}		35		ns	CSb
CSb hold time	t_{CSH}		35		ns	

NOTE) Each timing is specified based on 20% and 80% of V_{DD}.

(6) Read Operation (Serial Interface)



(V_{DD}=2.5 to 3.3V, Ta=-30 to +85°C)

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Serial clock cycle	t_{CYCSR}	NOTE2)	400		ns	SCL
SCL "H" level pulse width	t_{SHWR}		300		ns	
SCL "L" level pulse width	t_{SLWR}		75		ns	
Read Data delay time	t_{RDDR}		80		ns	CSb

(V_{DD}=2.2 to 2.5V, Ta=-30 to +85°C)

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Serial clock cycle	t_{CYCSR}	NOTE2)	520		ns	SCL
SCL "H" level pulse width	t_{SHWR}		400		ns	
SCL "L" level pulse width	t_{SLWR}		95		ns	
Read Data delay time	t_{RDDR}		100		ns	CSb

(V_{DD}=1.7 to 2.2V, Ta=-30 to +85°C)

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Serial clock cycle	t_{CYCSR}	NOTE2)	660		ns	SCL
SCL "H" level pulse width	t_{SHWR}		500		ns	
SCL "L" level pulse width	t_{SLWR}		135		ns	
Read Data delay time	t_{RDDR}		140		ns	CSb

NOTE1) Each timing is specified based on 20% and 80% of VDD.
NOTE2) t_{CYCSR} is applied to the timing from the 8th clock and later in the 4-line serial interface, or the 9th and later in the 3-line serial interface.

(7) Display Control Timing



Output timing (V_{DD}=2.4 to 3.3V, Ta=-30 to +85°C)

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
FLM delay time	t_{DFLM}	CL=15pF	0	500	ns	FLM
FR delay time	t_{FR}		0	500	ns	FR
CL delay time	t_{DCL}		0	200	ns	CL

Output timing (V_{DD}=1.7 to 2.4V, Ta=-30 to +85°C)

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
FLM delay time	t_{DFLM}	CL=15pF	0	1000	ns	FLM
FR delay time	t_{FR}		0	1000	ns	FR
CL delay time	t_{DCL}		0	200	ns	CL

NOTE) Each timing is specified based on 20% and 80% of V_{DD}.

(8) Input Clock Timing



(V_{DD}=1.7 to 3.3V, Ta=-30 to +85°C)

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
OSC1 "H" level pulse width (1)	t_{CKHW1}		1.12	1.62	µs	OSC1 (NOTE2)
OSC1 "L" level pulse width (1)	t_{CKLW1}		1.12	1.62	µs	
OSC1 "H" level pulse width (2)	t_{CKHW2}		4.95	7.25	µs	OSC1 (NOTE3)
OSC1 "L" level pulse width (2)	t_{CKLW2}		4.95	7.25	µs	
OSC1 "H" level pulse width (3)	t_{CKHW3}		34.7	50.0	µs	OSC1 (NOTE4)
OSC1 "L" level pulse width (3)	t_{CKLW3}		34.7	50.0	µs	

NOTE1) Each timing is specified based on 20% and 80% of V_{DD}.
NOTE2) Applied to Variable 8-/16-level grayscale mode (MON="0",PWM="0")
NOTE3) Applied to fixed 8-level grayscale mode (MON="0",PWM="1")
NOTE4) Applied to B&W mode (MON="1")

(9) Reset Input Timing



(V_{DD}=2.4 to 3.3V, Ta=-30 to +85°C)

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	Terminal
Reset time	t_R			1.0	µs	
RESb "L" level pulse width	t_{RW}		10.0		µs	RESb

(V_{DD}=1.7 to 2.4V, Ta=-30 to +85°C)

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	Terminal
Reset time	t_R			1.5	µs	
RESb "L" level pulse width	t_{RW}		10.0		µs	RESb

NOTE) Each timing is specified based on 20% and 80% of V_{DD}.

(10) Delay Time of Gate

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Delay time of gate	Ta=+25°C, V_{SS}=0V, V_{DD}=3.0V		10		ns

■ INPUT/OUTPUT BLOCK DIAGRAMS

Input Block Diagram

Terminals CSb, RS, RDb, WRb, SEL68, P/S, RESb



Output Block Diagram

Terminals : FLM, CL, FR, CLK



Input/Output Block Diagram

Terminals : D_0 - D_{15}



COM/SEG Driver Block Diagram

Terminals : $SEGA_0/B_0/C_0$ – $SEGA_{103}/B_{103}/C_{103}$, COM_0 – COM_{79}



■ MPU CONNECTIONS

Parallel Interface / 80-series MPU



Parallel Interface / 68-series MPU



Serial Interface



[CAUTION]
The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.