DATA SHEET

SSTL16857

14-bit SSTL_2 registered driver with differential clock inputs

Product specification
Supersedes data of 1999 Apr 29

1999 Sep 30

Philips
Semiconductors

PHILIPS

14-bit SSTL_2 registered driver with differential clock inputs

SSTL16857

FEATURES

- Stub-series terminated logic for 2.5V VDDQ (SSTL_2)
- Optimized for DDR (Double Data Rate) SDRAM applications
- Supports SSTL_2 signal inputs and outputs
- Flow-through architecture optimizes PCB layout
- Meets SSTL_2 class I and class II specifications
- Latch-up protection exceeds 500mA per JEDEC Std 17
- ESD protection exceeds 2000 V per MIL STD 833 Method 3015 and 200 V per Machine Model
- Full DDR solution provided when used with PCK857 and CBT3857

DESCRIPTION

The SSTL16857 is a 14-bit SSTL_2 registered driver with differential clock inputs. Both V_{CC} and V_{DDQ} support 2.5V and 3.3V operation however. V_{DDQ} must not exceed V_{CC}. Inputs are SSTL_2 type with V_{REF} normally at 0.5*V_{DDQ}. The outputs support class I which can be used for standard stub-series applications or capacitive loads. Master reset ($\overline{RESET}$) asynchronously resets all registers to zero.

The SSTL16857 is intended to be incorporated into standard DIMM (Dual In-Line Memory Module) designs defined by JEDEC, such as DDR (Double Data Rate) SDRAM or SDRAM II Memory Modules. Different from traditional SDRAM, DDR SDRAM transfers data on both clock edges (rising and falling), thus doubling the peak bus bandwidth. A DDR DRAM rated at 100 MHz will have a burst rate of 200 MHz. The modules require between 23 and 27 registered control and address lines, so two 14-bit wide devices will be used on each module. The SSTL16857 is intended to be used for SSTL_2 input and output signals.

The device data inputs consist of differential receivers. One differential input is tied to the input pin while the other is tied to a reference input pad, which is shared by all inputs.

The clock input is fully differential to be compatible with DRAM devices that are installed on the DIMM. However, since the control inputs to the SDRAM change at only half the data rate, the device must only change state on the positive transition of the CLK signal. In order to be able to provide defined outputs from the device even before a stable clock has been supplied, the device must support an asynchronous input pin (reset), which when held to the LOW state will assume that all registers are reset to the LOW state and all outputs drive a LOW signal as well.

PIN CONFIGURATION



QUICK REFERENCE DATA

GND = 0 V; T_{amb} = 25°C; $t_r = t_f \leq 2.5$ ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t_{PHL}/t_{PLH}	Propagation delay; CLK to Qn	C_L = 30 pF; V_{DDQ} = 2.5 V	1.8	ns
C_I	Input capacitance	V_{CC} = 2.5V	2.9	pF

NOTES:

1. C_{PD} is used to determine the dynamic power dissipation (P_D in µW) $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$ where: f_i = input frequency in MHz; C_L = output load capacity in pF; f_o = output frequency in MHz; V_{CC} = supply voltage in V; $\sum (C_L \times V_{CC}^2 \times f_o)$ = sum of the outputs.

ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	ORDER CODE	DWG NUMBER
48-Pin Plastic TSSOP Type I	0°C to +70°C	SSTL16857 DGG	SOT362-1

PIN DESCRIPTION

PIN NUMBER	SYMBOL	NAME AND FUNCTION
34	$\overline{RESET}$	LVCMOS asynchronous master reset (Active LOW)
48, 47, 44, 43, 42, 41, 40, 33, 32, 31, 30, 29, 26, 25	D1 – D14	SSTL_2 data inputs
1, 2, 5, 6, 7, 10, 11, 14, 15, 18, 19, 20, 23, 24	Q1 – Q14	SSTL_2 data outputs
35	VREF	SSTL_2 input reference level
3, 8, 13, 17, 22, 27, 36, 46	GND	Ground (0 V)
28, 37, 45	V_{CC}	Positive supply voltage
4, 9, 12, 16, 21	V_{DDQ}	Output supply voltage
38 39	CLK+ CLK–	Differential clock inputs

FUNCTION TABLE

INPUTS				OUTPUT
$\overline{RESET}$	$\overline{CLK}$	CLK	D	Q
L	X	X	X	L
H	↓	↑	H	H
H	↓	↑	L	L
H	L or H	L or H	X	Q_0

H = High voltage level
L = High voltage level
↓ = High-to-Low transition
↑ = Low-to-High transition
X = Don't care

LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS[1, 2]

SYMBOL	PARAMETER	CONDITION	LIMITS		UNIT
			MIN	MAX	
V_{CC}	DC supply voltage		–0.5	+4.6	V
I_{IK}	DC input diode current	$V_I < 0$		–50	mA
V_I	DC input voltage[3]		–0.5	V_{DDQ} + 0.5	V
I_{OK}	DC output diode current	$V_O < 0$		–50	mA
V_{OUT}	DC output voltage[3]	Note 3	–0.5	V_{DDQ} + 0.5	V
I_{OUT}	DC output current	V_O = 0 to V_{DDQ}		±50	mA
	Continuous current[4]	V_{CC}, V_{DDQ}, or GND		±100	
T_{STG}	Storage temperature range		–65	+150	°C

NOTES:
1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
3. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
4. The continuous current at V_{CC}, V_{DDQ}, or GND should not exceed ±100 mA.

RECOMMENDED OPERATING CONDITIONS[1]

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{CC}	Supply voltage		V_{DDQ}		3.6	V
V_{DDQ}	Output supply voltage		2.3		2.7	V
V_{REF}	Reference voltage (V_{REF} = 0.5 x V_{DDQ})		1.15	1.25	1.35	V
V_{TT}	Termination voltage		V_{REF} – 40mV	V_{REF}	V_{REF} + 40mV	V
V_I	Input voltage		0		V_{CC}	V
V_{IH}	AC HIGH-level input voltage	All inputs	V_{REF} + 350mV			V
V_{IL}	AC LOW-level input voltage	All inputs			V_{REF} – 350mV	V
V_{IH}	DC HIGH-level input voltage	All inputs	V_{REF} + 180mV		V_{DDQ} + 0.5V	V
V_{IL}	DC LOW-level input voltage	All inputs	V_{SS} – 0.5V		V_{REF} – 180mV	V
I_{OH}	HIGH-level output current				–20	mA
I_{OL}	LOW-level output current				20	mA
Tamb	Operating free-air temperature range		0		70	°C

NOTE:
1. Unused control inputs must be held HIGH or LOW to prevent them from floating.

DC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions. Voltages are referenced to GND (ground = 0V).

SYMBOL	PARAMETER	TEST CONDITIONS		LIMITS			UNIT
				Temp = 0°C to +70°C			
				MIN	TYP[2]	MAX	
V_{IK}	I/O supply voltage	V_{CC} = 2.3V; I_I = –18mA				–1.2	V
V_{OH}	HIGH level output voltage	V_{CC} = 2.3V to 2.7V; I_{OH} = –100µA		V_{CC} – 0.2	2.3		V
		V_{CC} = 2.3V; I_{OH} = –8mA		1.95	2.2		
		V_{CC} = 2.3V; I_{OH} = –16mA		1.95	2.1		
V_{OL}	LOW level output voltage	V_{CC} = 2.3V to 2.7V; I_{OL} = –100µA			0.002	0.2	V
		V_{CC} = 2.3V; I_{OL} = –8mA			0.14	0.35	
		V_{CC} = 2.3V; I_{OL} = –16mA			0.30	0.35	
V_{CMR}	CLK, $\overline{CLK}$	Common mode range for reliable performance		0.97		1.53	V
V_{PP}	CLK, $\overline{CLK}$	Minimum peak-to-peak input to ensure logic state		360			mV
I_I	Data inputs, $\overline{RESET}$	V_{CC} = 2.7V ; V_I = 1.7V or 0.8V	V_{REF} = 1.15V or 1.35V		0.01	±5	µA
		V_{CC} = 2.7V ; V_I = 2.7V or 0V			0.01	±5	
		V_{CC} = 3.6V ; V_I = 1.7V or 0.8V			0.01	±5	
		V_{CC} = 3.6V ; V_I = 2.7V or 0V			0.01	±5	
	CLK, $\overline{CLK}$	V_{CC} = 2.7V ; V_I = 1.7V or 0.8V	V_{REF} = 1.15V or 1.35V		0.05	±5	µA
		V_{CC} = 2.7V ; V_I = 2.7V or 0V			0.05	±5	
		V_{CC} = 3.6V ; V_I = 1.7V or 0.8V			0.05	±5	
		V_{CC} = 3.6V ; V_I = 2.7V or 0V			0.05	±5	mA
	V_{REF}	V_{CC} = 2.7V	V_{REF} = 1.15V or 1.35V		0.05	±5	µA
		V_{CC} = 3.6V			0.05	±5	
I_{CC}	Quiescent supply current CLK and $\overline{CLK}$ in opposite state[1]	V_{CC} = 2.7V ; V_I = 1.7V or 0.8V			12	25	mA
		V_{CC} = 2.7V ; V_I = 2.7V or 0V			10	25	
		V_{CC} = 3.6V ; V_I = 1.7V or 0.8V			12	25	
		V_{CC} = 3.6V ; V_I = 2.7V or 0V			10	25	

NOTES:
1. When CLK and $\overline{CLK}$ are HIGH, typical I_{CC} = 25mA.
2. All typical values are at V_{CC} = 3.3V and T_{amb} = 25°C (unless otherwise specified).

TIMING REQUIREMENTS

Over recommended operating conditions; T_{amb} = 0°C to +70°C (unless otherwise noted) (see Figure 1)

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS				UNIT
			V_{CC} = 2.5V ±0.2V		V_{CC} = 3.3V ±0.3V		
			MIN	MAX	MIN	MAX	
f_{clock}	Clock frequency			200		200	MHz
t_w	Pulse duration, CLK, $\overline{CLK}$ HIGH or LOW		1.0		1.0		ns
t_{su}	Setup time	Data before CLK↑, $\overline{CLK}$↓	0.8		0.9		ns
		$\overline{RESET}$ HIGH before CLK↑, $\overline{CLK}$↓	0.8		1.0		
t_h	Hold time		0.5		0.5		ns

SWITCHING CHARACTERISTICS

Over recommended operating conditions; T_{amb} = 0°C to +70°C; V_{DDQ} = 2.3 – 2.7V and V_{DDQ} does not exceed V_{CC}.
Class I, V_{REF} = V_{TT} = V_{DDQ} x 0.5 and C_L = 10pF (unless otherwise noted) (see Figure 1)

SYMBOL	FROM (INPUT)	TO (OUTPUT)	LIMITS		LIMITS		UNIT
			V_{CC} = 2.5V ±0.2V		V_{CC} = 3.3V ±0.3V		
			MIN	MAX	MIN	MAX	
f_{max}	Maximum clock frequency		200		200		MHz
t_{PLH}/t_{PHL}	CLK and $\overline{CLK}$	Q	1.0	3.1	0.7	2.6	ns
t_{PHL}	$\overline{RESET}$	Q	2.0	5.0	1.4	4.0	ns



The PLL clock distribution device and SSTL registered drivers reduce signal loads on the memory controller and prevent timing delays and waveform distortions that would cause unreliable operation

SW00393

PARAMETER MEASUREMENT INFORMATION

AC WAVEFORMS



Waveform 1. Propagation delay times inverting and non-inverting outputs



Waveform 2. Propagation delay $\overline{\text{RESET}}$ to output.



Waveform 3. Pulse duration



Waveform 4. Setup and hold times

TEST CIRCUIT



Figure 1. Load circuitry



Figure 2.



Figure 3.

TSSOP48: plastic thin shrink small outline package; 48 leads; body width 6.1mm SOT362-1



DIMENSIONS (mm are the original dimensions).

UNIT	A max.	A_1	A_2	A_3	b_p	c	$D^{(1)}$	$E^{(2)}$	e	H_E	L	L_p	Q	v	w	y	Z	θ
mm	1.2	0.15 0.05	1.05 0.85	0.25	0.28 0.17	0.2 0.1	12.6 12.4	6.2 6.0	0.5	8.3 7.9	1	0.8 0.4	0.50 0.35	0.25	0.08	0.1	0.8 0.4	8^o 0^o

Notes

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES					EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ				
SOT362-1		MO-153ED					~~93-02-03~~ 95-02-10

Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors
811 East Arques Avenue
P.O. Box 3409
Sunnyvale, California 94088–3409
Telephone 800-234-7381

Date of release: 09–99

Document order number: 9397–750–06455

Let's make things better.

Philips Semiconductors

PHILIPS

SUNSTAR 商斯达实业集团是集研发、生产、工程、销售、代理经销 、技术咨询、信息服务等为一体的高科技企业，是专业高科技电子产品生产厂家，是具有 10 多年历史的专业电子元器件供应商，是中国最早和最大的仓储式连锁规模经营大型综合电子零部件代理分销商之一,是一家专业代理和分銷世界各大品牌 IC 芯片和電子元器件的连锁经营綜合性国际公司，专业经营进口、国产名厂名牌电子元件，型号、种类齐全。在香港、北京、深圳、上海、西安、成都等全国主要电子市场设有直属分公司和产品展示展销窗口门市部专卖店及代理分销商,已在全国范围内建成强大统一的供货和代理分销网络。 我们专业代理经销、开发生产电子元器件、集成电路、传感器、微波光电元器件、工控机/DOC/DOM 电子盘、专用电路、单片机开发、MCU/DSP/ARM/FPGA 软件硬件、二极管、三极管、模块等，是您可靠的一站式现货配套供应商、方案提供商、部件功能模块开发配套商。商斯达实业公司拥有庞大的资料库，有数位毕业于著名高校——有中国电子工业摇篮之称的西安电子科技大学（西军电）并长期从事国防尖端科技研究的高级工程师为您精挑细选、量身订做各种高科技电子元器件，并解决各种技术问题。

微波光电部专业代理经销高频、微波、光纤、光电元器件、组件、部件、模块、整机；电磁兼容元器件、材料、设备；微波 CAD、EDA 软件、开发测试仿真工具；微波、光纤仪器仪表。欢迎国外高科技微波、光纤厂商将优秀产品介绍到中国、共同开拓市场。长期大量现货专业批发高频、微波、卫星、光纤、电视、CATV 器件： 晶振、VCO、连接器、PIN 开关、变容二极管、开关二极管、低噪晶体管、功率电阻及电容、放大器、功率管、MMIC、混频器、耦合器、功分器、振荡器、合成器、衰减器、滤波器、隔离器、环行器、移相器、调制解调器；光电子元器件和组件：红外发射管、红外接收管、光电开关、光敏管、发光二极管和发光二极管组件、半导体激光二极管和激光器组件、光电探测器和光接收组件、光发射接收模块、光纤激光器和光放大器、光调制器、光开关、DWDM 用光发射和接收器件、用户接入系统光光收发器件与模块、光纤连接器、光纤跳线/尾纤、光衰减器、光纤适 配器、光隔离器、光耦合器、光环行器、光复用器/转换器；无线收发芯片和模组、蓝牙芯片和模组。

更多产品请看本公司产品专用销售网站:

商斯达中国传感器科技信息网：http://www.sensor-ic.com/

商斯达工控安防网：http://www.pc-ps.net/

商斯达电子元器件网：http://www.sunstare.com/

商斯达微波光电产品网:HTTP://www.rfoe.net/

商斯达消费电子产品网://www.icasic.com/

商斯达实业科技产品网://www.sunstars.cn/ 微波元器件销售热线：

地址：深圳市福田区福华路福庆街鸿图大厦 1602 室

电话：0755-82884100 83397033 83396822 83398585

传真：0755-83376182 （0）13823648918 MSN: SUNS8888@hotmail.com

邮编：518033 E-mail:szss20@163.com QQ: 195847376

深圳赛格展销部：深圳华强北路赛格电子市场 2583 号 电话：0755-83665529 25059422

技术支持: 0755-83394033 13501568376

欢迎索取免费详细资料、设计指南和光盘 ；产品凡多，未能尽录，欢迎来电查询。

北京分公司：北京海淀区知春路 132 号中发电子大厦 3097 号

TEL：010-81159046 82615020 13501189838 FAX：010-62543996

上海分公司：上海市北京东路 668 号上海赛格电子市场 D125 号

TEL：021-28311762 56703037 13701955389 FAX：021-56703037

西安分公司：西安高新开发区 20 所(中国电子科技集团导航技术研究所)

西安劳动南路 88 号电子商城二楼 D23 号

TEL：029-81022619 13072977981 FAX:029-88789382