

R1LV0408C-C Series

4 M SRAM (512-kword \times 8-bit)

REJ03C0099-0100Z Rev. 1.00 Jul.24.2003

Description

The R1LV0408C-C is a 4-Mbit static RAM organized 512-kword \times 8-bit. R1LV0408C-C Series has realized higher density, higher performance and low power consumption by employing CMOS process technology (6-transistor memory cell). The R1LV0408C-C Series offers low power standby power dissipation; therefore, it is suitable for battery backup systems. It has packaged in 32-pin SOP, 32-pin TSOP II and 32-pin STSOP.

Features

Single 3 V supply: 2.7 V to 3.6 VAccess time: 55/70 ns (max)

• Power dissipation:

Active: 6 mW/MHz (typ)Standby: 2.4 μW (typ)

• Completely static memory.

— No clock or timing strobe required

• Equal access and cycle times

• Common data input and output.

— Three state output

• Directly TTL compatible.

— All inputs and outputs

• Battery backup operation.


• Operating temperature: $-20 \text{ to } +70^{\circ}\text{C}$

R1LV0408C-C Series

Ordering Information

Type No.	Access time	Package
R1LV0408CSP-5SC	55 ns	525-mil 32-pin plastic SOP (32P2M-A)
R1LV0408CSP-7LC	70 ns	
R1LV0408CSB-5SC	55 ns	400-mil 32-pin plastic TSOP II (32P3Y-H)
R1LV0408CSB-7LC	70 ns	
R1LV0408CSA-5SC	55 ns	8mm × 13.4mm STSOP (32P3K-B)
R1LV0408CSA-7LC	70 ns	


Pin Arrangement



Pin Description

Pin name	Function
A0 to A18	Address input
I/O0 to I/O7	Data input/output
CS# (CS)	Chip select
OE# (OE)	Output enable
WE# (WE)	Write enable
V_{∞}	Power supply
V _{ss}	Ground

Block Diagram



Operation Table

WE#	CS#	OE#	Mode	V _{cc} current	I/00 to I/07	Ref. cycle
×	Н	×	Not selected	I _{SB} , I _{SB1}	High-Z	_
Н	L	Н	Output disable	I _{cc}	High-Z	_
Н	L	L	Read	I _{cc}	Dout	Read cycle
L	L	Н	Write	I _{cc}	Din	Write cycle (1)
L	L	L	Write	I _{cc}	Din	Write cycle (2)

Note: H: V_{IH} , L: V_{IL} , \times : V_{IH} or V_{IL}

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Power supply voltage relative to V _{ss}	V _{cc}	-0.5 to +4.6	V
Terminal voltage on any pin relative to V _{SS}	V _T	-0.5^{*1} to V_{cc} + 0.5^{*2}	V
Power dissipation	P _T	0.7	W
Operating temperature	Topr	-20 to +70	°C
Storage temperature range	Tstg	-65 to +150	°C
Storage temperature range under bias	Tbias	-20 to +85	°C

Notes: 1. V_T min: -3.0 V for pulse half-width ≤ 30 ns.

2. Maximum voltage is +7.0 V.

DC Operating Conditions

 $(Ta = -20 \text{ to } +70^{\circ}\text{C})$

Parameter	Symbol	Min	Тур	Max	Unit	
Supply voltage	V _{cc}	2.7	3.0	3.6	V	
	V _{ss}	0	0	0	V	
Input high voltage	V _{IH}	2.0	_	$V_{cc} + 0.3$	V	
Input low voltage	$V_{_{\rm IL}}$	-0.3* ¹	_	0.8	V	

Note: 1. V_{IL} min: -3.0 V for pulse half-width ≤ 30 ns.

DC Characteristics

Parameter		Symbol	Min	Typ* ¹	Max	Unit	Test conditions
Input leakage curr	ent	I _u	_	_	1	μΑ	$Vin = V_{SS} to V_{CC}$
Output leakage cu	ırrent	I _{LO}	_	_	1	μΑ	$CS\# = V_{IH}$ or $OE\# = V_{IH}$ or $WE\# = V_{IL}$ or $V_{I/O} = V_{SS}$ to V_{CC}
Operating current		I _{cc}	_	5	10	mA	$CS\# = V_{IL},$ $Others = V_{IH}/V_{IL}, I_{I/O} = 0 \text{ mA}$
Average operating	g current	I _{CC1}	_	8	25	mA	Min. cycle, duty = 100%, CS# = V_{\parallel} , Others = $V_{\parallel}/V_{\parallel}$ $I_{\parallel O}$ = 0 mA
		I _{CC2}	_	2	5	mA	Cycle time = 1 μ s, duty = 100%, $I_{VO} = 0$ mA, CS# \leq 0.2 V, $V_{IH} \geq V_{CC} - 0.2$ V, $V_{IL} \leq 0.2$ V
Standby current		I _{SB}	_	0.1	0.3	mA	CS# = V _{IH}
Standby current	to +70°C	I _{SB1}	_	_	16* ²	μΑ	$Vin \ge 0 \text{ V, CS\#} \ge V_{CC} - 0.2 \text{ V}$
			_	_	8* ³	μΑ	_
	to +40°C	I _{SB1}		0.7*2	10* ²	μΑ	
			_	0.7*3	3* ³	μΑ	
	–20°C to +25°C	I _{SB1}		0.5*2	10* ²	μΑ	
			_	0.5*3	3* ³	μΑ	
Output low voltage		V _{OL}			0.4	V	I _{OL} = 2.1 mA
		V _{OL2}			0.2	V	I _{OL} = 100 μA
Output high voltage	je	V _{OH}	2.4			V	$I_{OH} = -1.0 \text{ mA}$
		V _{OH2}	$V_{CC} - 0$.2 —		V	$I_{OH} = -0.1 \text{ mA}$

Notes: 1. Typical values are at $V_{cc} = 3.0 \text{ V}$, $Ta = +25^{\circ}\text{C}$ and specified loading, and not guaranteed.

- 2. L version. (-7LC)
- 3. SL version. (-5SC)

Capacitance

 $(Ta = +25^{\circ}C, f = 1.0 \text{ MHz})$

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions	Note
Input capacitance	Cin	_	_	8	pF	Vin = 0 V	1
Input/output capacitance	C _{I/O}	_		10	pF	V _{I/O} = 0 V	1

Note: 1. This parameter is sampled and not 100% tested.

AC Characteristics

(Ta = -20 to +70°C, $V_{\rm cc}$ = 2.7 V to 3.6 V, unless otherwise noted.)

Test Conditions

• Input pulse levels: $V_{IL} = 0.4 \text{ V}, V_{IH} = 2.4 \text{ V}$

• Input rise and fall time: 5 ns

• Input and output timing reference levels: 1.5 V

• Output load: 1 TTL Gate + C_L (50 pF) (R1LV0408C-5C)

1 TTL Gate + C_L (100 pF) (R1LV0408C-7C)

(Including scope and jig)

Read Cycle

R1LV0408C-C

		-5		-7			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Read cycle time	t _{RC}	55	_	70	_	ns	
Address access time	t _{AA}	_	55		70	ns	
Chip select access time	t _{co}	_	55	_	70	ns	
Output enable to output valid	t _{OE}	_	30	_	35	ns	
Chip select to output in low-Z	t _{LZ}	10		10		ns	2
Output enable to output in low-Z	t _{OLZ}	5		5		ns	2
Chip deselect to output in high-Z	$t_{\scriptscriptstyle{HZ}}$	0	20	0	25	ns	1, 2
Output disable to output in high-Z	t _{OHZ}	0	20	0	25	ns	1, 2
Output hold from address change	t _{oH}	10		10		ns	

Write Cycle


R1	v	n,	10	Ω	C-	^

		-5		-7			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Write cycle time	t _{wc}	55		70		ns	
Chip selection to end of write	t _{CW}	50		60		ns	4
Address setup time	t _{AS}	0	_	0	_	ns	5
Address valid to end of write	t _{AW}	50	_	60	_	ns	
Write pulse width	t _{wP}	40	_	50		ns	3, 12
Write recovery time	t_{WR}	0	_	0	_	ns	6
Write to output in high-Z	t_{WHZ}	0	20	0	25	ns	1, 2, 7
Data to write time overlap	t _{DW}	25	_	30	_	ns	
Data hold from write time	t _{DH}	0		0		ns	
Output active from end of write	t _{ow}	5		5		ns	2
Output disable to output in high-Z	t _{OHZ}	0	20	0	25	ns	1, 2, 7


- Notes: 1. t_{HZ} , t_{OHZ} and t_{WHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referred to output voltage levels.
 - 2. This parameter is sampled and not 100% tested.
 - 3. A write occurs during the overlap (t_{wp}) of a low CS# and a low WE#. A write begins at the later transition of CS# going low or WE# going low. A write ends at the earlier transition of CS# going high or WE# going high. t_{wp} is measured from the beginning of write to the end of write.
 - 4. t_{CW} is measured from CS# going low to the end of write.
 - 5. t_{AS} is measured from the address valid to the beginning of write.
 - 6. t_{WR} is measured from the earlier of WE# or CS# going high to the end of write cycle.
 - 7. During this period, I/O pins are in the output state so that the input signals of the opposite phase to the outputs must not be applied.
 - 8. If the CS# low transition occurs simultaneously with the WE# low transition or after the WE# transition, the output remain in a high impedance state.
 - 9. Dout is the same phase of the write data of this write cycle.
 - 10. Dout is the read data of next address.
 - 11. If CS# is low during this period, I/O pins are in the output state. Therefore, the input signals of the opposite phase to the outputs must not be applied to them.
 - 12. In the write cycle with OE# low fixed, t_{WP} must satisfy the following equation to avoid a problem of data bus contention. $t_{WP} \ge t_{DW} \min + t_{WHZ} \max$

Timing Waveform


Read Timing Waveform (WE# = $V_{_{IH}}$)



Write Timing Waveform (1) (OE# Clock)



Write Timing Waveform (2) (OE# Low Fixed)



Low V_{cc} Data Retention Characteristics


 $(Ta = -20 \text{ to } +70^{\circ}\text{C})$

Parameter		Symbol	Min	Typ* ⁴	Max	Unit	Test conditions*3
V_{∞} for data retention		V_{DR}	2	_	_	V	$CS\# \ge V_{CC} - 0.2 \text{ V, Vin} \ge 0 \text{ V}$
Data retention current	to +70°C	I _{CCDR} *1	_	_	16	μΑ	V _{CC} = 3.0 V, Vin ≥ 0 V
		I _{CCDR} *2		_	8	='	$CS\# \geq V_{CC} - 0.2 \ V$
	to +40°C	I _{CCDR} *1	_	0.7	10	μΑ	
		I _{CCDR} *2	_	0.7	3	_	
	–20°C to +25°C	I _{CCDR} *1	_	0.5	10	μΑ	
		I _{CCDR} *2	_	0.5	3	='	
Chip deselect to data re	etention time	t _{CDR}	0	_	_	ns	See retention waveform
Operation recovery time	е	t _R	t _{RC} *5			ns	

Notes: 1. This characteristic is guaranteed only for L version.

- 2. This characteristic is guaranteed only for SL version.
- 3. CS# controls address buffer, WE# buffer, OE# buffer, and Din buffer. In data retention mode, Vin levels (address, WE#, OE#, I/O) can be in the high impedance state.
- 4. Typical values are at V_{cc} = 3.0 V, Ta = +25°C and specified loading, and not guaranteed.
- 5. t_{RC} = read cycle time.

$Low~V_{\rm cc}~Data~Retention~Timing~Waveform~(CS\#~Controlled)$



Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

- Notes regarding these materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.

 Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.

 The information described here may contain technical inaccuracies or typographical errors.

 Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

 Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (http://www.renesas.com).

 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

 5. Renesas Technology

- Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.



http://www.renesas.com

Copyright © 2003. Renesas Technology Corporation, All rights reserved. Printed in Japan.

R1LV0408C-C Series

Revision Record

Rev.	Date	Contents of Modification	Drawn by	Approved by
1.00	Jul. 24, 2003	Initial issue		