# Regarding the change of names mentioned in the document, such as Hitachi Electric and Hitachi XX, to Renesas Technology Corp. 

The semiconductor operations of Mitsubishi Electric and Hitachi were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Hitachi, Hitachi, Ltd., Hitachi Semiconductors, and other Hitachi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Renesas Technology Home Page: http://www.renesas.com

Renesas Technology Corp.
Customer Support Dept.
April 1, 2003

## Cautions

Keep safety first in your circuit designs!

1. Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page
(http://www.renesas.com).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.

## H8/300L Series <br> Programming Manual

## Renesss

## Cautions

1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
5. This product is not designed to be radiation resistant.
6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

## Preface

The H8/300L Series of single-chip microcomputers is built around the high-speed H8/300L CPU, with an architecture featuring eight 16-bit (or sixteen 8-bit) general registers and a concise, optimized instruction set.

This manual gives detailed descriptions of the H8/300L instructions. The descriptions apply to all chips in the H8/300L Series. Assembly-language programmers should also read the separate H8/300 Series Cross Assembler User's Manual.

For hardware details, refer to the hardware manual of the specific chip.

## Contents

Section 1. CPU ..... 1
1.1 Overview ..... 1
1.1.1 Features ..... 1
1.1.2 Data Structure ..... 2
1.1.3 Address Space ..... 4
1.1.4 Register Configuration ..... 5
1.2 Registers ..... 6
1.2.1 General Registers ..... 6
1.2.2 Control Registers ..... 6
1.2.3 Initial Register Values ..... 7
1.3 Instructions ..... 8
1.3.1 Types of Instructions ..... 8
1.3.2 Instruction Functions ..... 9
1.3.3 Basic Instruction Formats ..... 20
1.3.4 Addressing Modes and Effective Address Calculation. ..... 26
Section 2. Instruction Set ..... 31
2.1 Explanation Format ..... 31
2.2 Instructions ..... 36
2.2.1 (1) ADD (add binary) (byte) ..... 36
2.2.1 (2) ADD (add binary) (word) ..... 37
2.2.2 ADDS (add with sign extension) ..... 38
2.2.3 ADDX (add with extend carry) ..... 39
2.2.4 AND (AND logical) ..... 40
2.2.5 ANDC (AND control register) ..... 41
2.2.6 BAND (bit AND) ..... 42
2.2.7 Bcc (branch conditionally) ..... 43
2.2.8 BCLR (bit clear) ..... 46
2.2.9 BIAND (bit invert AND) ..... 48
2.2.10 BILD (bit invert load) ..... 49
2.2.11 BIOR (bit invert inclusive OR) ..... 50
2.2.12 BIST (bit invert store) ..... 51
2.2.13 BIXOR (bit invert exclusive OR) ..... 52
2.2.14 BLD (bit load) ..... 53
2.2.15 BNOT (bit NOT) ..... 54
2.2.16 BOR (bit inclusive OR) ..... 56
2.2.17 BSET (bit set) ..... 57
2.2.18 BSR (branch to subroutine) ..... 59
2.2.19 BST (bit store) ..... 60
2.2.20 BTST (bit test) ..... 61
2.2.21 BXOR (bit exclusive OR) ..... 63
2.2.22 (1) CMP (compare) (byte) ..... 64
2.2.22 (2) CMP (compare) (word) ..... 65
2.2.23 DAA (decimal adjust add) ..... 66
2.2.24 DAS (decimal adjust subtract) ..... 68
2.2.25 DEC (decrement) ..... 70
2.2.26 DIVXU (divide extend as unsigned) ..... 71
2.2.27 EEPMOV (move data to EEPROM) ..... 73
2.2.28 INC (increment) ..... 74
2.2.29 JMP (jump) ..... 75
2.2.30 JSR (jump to subroutine) ..... 76
2.2.31 LDC (load to control register) ..... 77
2.2.32 (1) MOV (move data) (byte) ..... 78
2.2.32 (2) MOV (move data) (word) ..... 79
2.2.32 (3) MOV (move data) (byte) ..... 80
2.2.32 (4) MOV (move data) (word) ..... 81
2.2.32 (5) MOV (move data) (byte) ..... 82
2.2.32 (6) MOV (move data) (word) ..... 83
2.2.33 MULXU (multiply extend as unsigned) ..... 84
2.2.34 NEG (negate) ..... 85
2.2.35 NOP (no operation) ..... 86
2.2.36 $\operatorname{NOT~(NOT~=~logical~complement)~}$ ..... 87
2.2.37 OR (inclusive OR logical) ..... 88
2.2.38 ORC (inclusive OR control register) ..... 89
2.2.39 POP (pop data) ..... 90
2.2.40 PUSH (push data) ..... 91
2.2.41 ROTL (rotate left) ..... 92
2.2.42 ROTR (rotate right) ..... 93
2.2.43 ROTXL (rotate with extend carry left) ..... 94
2.2.44 ROTXR (rotate with extend carry right) ..... 95
2.2.45 RTE (return from exception) ..... 96
2.2.46 RTS (return from subroutine) ..... 97
2.2.47 SHAL (shift arithmetic left) ..... 98
2.2.48 SHAR (shift arithmetic right) ..... 99
2.2.49 SHLL (shift logical left) ..... 100
2.2.50 SHLR (shift logical right) ..... 101
2.2.51 SLEEP (sleep) ..... 102
2.2.52 STC (store from control register) ..... 103
2.2.53 (1) SUB (subtract binary) (byte) ..... 104
2.2.53 (2) SUB (subtract binary) (word). ..... 105
2.2.54 SUBS (subtract with sign extension) ..... 106
2.2.55 SUBX (subtract with extend carry) ..... 107
2.2.56 XOR (exclusive OR logical) ..... 108
2.2.57 XORC (exclusive OR control register) ..... 109
2.3 Operation Code Map ..... 110
2.4 List of Instructions ..... 112
2.5 Number of Execution States ..... 119
Section 3. CPU Operation States ..... 127
3.1 Program Execution State ..... 128
3.2 Exception Handling States ..... 128
3.2.1 Types and Priorities of Exception Handling. ..... 128
3.2.2 Exception Sources and Vector Table ..... 129
3.2.3 Outline of Exception Handling Operation ..... 130
3.3 Reset State ..... 131
3.4 Power-Down State ..... 131
Section 4. Basic Operation Timing ..... 133
4.1 On-chip Memory (RAM, ROM) ..... 133
4.2 On-chip Peripheral Modules and External Devices. ..... 134

## Section 1. CPU

### 1.1 Overview

The H8/300L CPU at the heart of the H8/300L Series features 16 general registers of 8 bits each (or 8 registers of 16 -bits each), and a concise, optimized instruction set geared to highspeed operation.

### 1.1.1 Features

The H8/300L CPU has the following features.

General register configuration
168 -bit registers (can be used as 816 -bit registers)

55 basic instructions

- Multiply and divide instructions
- Powerful bit manipulation instructions

8 addressing modes

- Register direct (Rn)
- Register indirect (@Rn)
- Register indirect with displacement (@(d:16, Rn))
- Register indirect with post-increment/pre-decrement (@Rn+/@ -Rn)
- Absolute address (@aa:8/@aa:16)
- Immediate (\#xx:8/\#xx:16)
- Program-counter relative (@(d:8, PC))
- Memory indirect (@ @aa:8)

64-kbyte address space

## High-speed operation

- All frequently used instructions are executed in 2 to 4 states
- High-speed operating frequency: 5 MHz

Add/subtract between $8 / 16$-bit registers: $0.4 \mu \mathrm{~s}$
$8 \times{ }^{8}$-bit multiply: $2.8 \mu \mathrm{~s}$
$16 \div 8$-bit divide: $2.8 \mu$ s

Low-power operation

- Transition to power-down state using SLEEP instruction


### 1.1.2 Data Structure

The H8/300L CPU can process 1-bit data, 4-bit (packed BCD) data, 8-bit (byte) data, and 16-bit (word) data.

- Bit manipulation instructions operate on 1-bit data specified as bit $\mathrm{n}(\mathrm{n}=0,1,2, \ldots, 7)$ in a byte operand.
- All operational instructions except ADDS and SUBS can operate on byte data.
- The MOV.W, ADD.W, SUB.W, CMP.W, ADDS, SUBS, MULXU ( 8 bits $\times 8$ bits), and DIVXU ( 16 bits $\div 8$ bits) instructions operate on word data.
- The DAA and DAS instruction perform decimal arithmetic adjustments on byte data in packed BCD form. Each 4-bit of the byte is treated as a decimal digit.

Data Structure in General Registers: Data of all the sizes above can be stored in general registers as shown in figure 1-1.

| Data type | Register No. | Data format |
| :---: | :---: | :---: |
| 1-Bit data | RnH |  |
| 1-Bit data | RnL |  |
| Byte data | RnH |  |
| Byte data | RnL |  |
| Word data | Rn |  |
| 4-Bit BCD data | RnH |  |
| 4-Bit BCD data | RnL |  |
| RnH: Upper 8 bits of General Register <br> RnL: Lower 8 bits of General Register <br> MSB: Most Significant Bit <br> LSB: Least Significant Bit |  |  |

Figure 1-1. Register Data Structure

Data Structure in Memory: Figure 1-2 shows the structure of data in memory. The H8/300L CPU is able to access word data in memory (MOV.W instruction), but only if the word data starts from an even-numbered address. If an odd address is designated, no address error occurs, but the access is performed starting from the previous even address, with the least significant bit of the address regarded as 0.* The same applies to instruction codes.

* Note that the LSIs in the H8/300L Series also contain on-chip peripheral modules for which access in word size is not possible. Details are given in the applicable hardware manual.


Figure 1-2. Memory Data Formats
The stack is always accessed a word at a time. When the CCR is pushed on the stack, two identical copies of the CCR are pushed to make a complete word. When they are returned, the lower byte is ignored.

### 1.1.3 Address Space

The H8/300L CPU supports a 64-Kbyte address space (program code + data). The memory map differs depending on the particular chip in the H8/300L Series and its operating mode. See the applicable hardware manual for details.

### 1.1.4 Register Configuration

Figure 1-3 shows the register configuration of the H8/300L CPU. There are 168 -bit general registers (R0H, R0L, ... R7H, R7L), which can also be accessed as eight 16-bit registers (R0 to R7). There are two control registers: the 16 -bit program counter ( PC ) and the 8 -bit condition code register (CCR).

General Registers (Rn)

| 07 |  |
| :---: | :---: |
| R0H | R0L |
| R1H | R1L |
| R2H | R2L |
| R3H | R3L |
| R4H | R4L |
| R5H | R5L |
| R6H | R6L |
| R7H | (SP) |

SP: Stack Pointer

Control Registers (CR)


Condition Code Register Carry flag
Overflow flag
Zero flag
Negative flag Half-carry flag Interrupt mask bit
User bit

Figure 1-3. CPU Registers

### 1.2 Registers

### 1.2.1 General Registers

All the general registers can be used as both data registers and address registers. When used as address registers, the general registers are accessed as 16 -bit registers (R0 to R7). When used as data registers, they can be accessed as 16 -bit registers (R0 to R7), or the high ( R 0 H to R 7 H ) and low (R0L to R7L) bytes can be accessed separately as 8-bit registers. The register length is determined by the instruction.

R7 also functions as the stack pointer, used implicitly by hardware in processing interrupts and subroutine calls. In assembly language, the letters SP can be coded as a synonym for R7. As indicated in figure 1-4, R7 (SP) points to the top of the stack.


Figure 1-4. Stack Pointer

### 1.2.2 Control Registers

The CPU has a 16-bit program counter (PC) and an 8-bit condition code register (CCR).
(1) Program Counter (PC): This 16-bit register indicates the address of the next instruction the CPU will execute. Instructions are fetched by 16-bit (word) access, so the least significant bit of the PC is ignored (always regarded as 0 ).
(2) Condition Code Register (CCR): This 8-bit register indicates the internal status of the CPU with an interrupt mask (I) bit and five flag bits: half-carry (H), negative (N), zero (Z), overflow (V), and carry (C) flags. The two unused bits are available to the user. The bit configuration of the condition code register is shown below.

|  | 7 |  | 6 | 5 | 4 | 3 | 2 | 1 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit |  |  |  |  |  |  |  |  |
|  | I | U | H | U | N | Z | V | C |
|  | Initial value | 1 | $*$ | $*$ | $*$ | $*$ | $*$ | $*$ |
| Read/Write | $\mathrm{R} / \mathrm{W}$ | $\mathrm{R} / \mathrm{W}$ | $\mathrm{R} / \mathrm{W}$ | $\mathrm{R} / \mathrm{W}$ | $\mathrm{R} / \mathrm{W}$ | $\mathrm{R} / \mathrm{W}$ | $\mathrm{R} / \mathrm{W}$ | $\mathrm{R} / \mathrm{W}$ |
| * Not fixed |  |  |  |  |  |  |  |  |

Bit 7—Interrupt Mask Bit (I): When this bit is set to 1, all interrupts except NMI are masked. This bit is set to 1 automatically at the start of interrupt handling.

Bits 6 and 4-User Bits (U): These bits can be written and read by software for its own purposes using LDC, STC, ANDC, ORC, and XORC instructions.

Bit 5—Half-Carry (H): This bit is used by add, subtract, and compare instructions to indicate a borrow or carry out of bit 3 or bit 11. It is referenced by the decimal adjust instructions.

Bit 3-Negative (N): This bit indicates the value of the most significant bit (sign bit) of the result of an instruction.

Bit 2-Zero (Z): This bit is set to 1 to indicate a zero result and cleared to 0 to indicate a nonzero result.

Bit 1—Overflow (V): This bit is set to 1 when an arithmetic overflow occurs, and cleared to 0 at other times.

Bit 0—Carry (C): This bit is used by:

- Add, subtract, and compare instructions, to indicate a carry or borrow at the most significant bit
- Shift and rotate instructions, to store the value shifted out of the most or least significant bit
- Bit manipulation instructions, as a bit accumulator

Note that some instructions involve no flag changes. The flag operations with each instruction are indicated in the individual instruction descriptions that follow in section 2, Instruction Set. CCR is used by LDC, STC, ANDC, ORC, and XORC instructions. The N, Z, V, and C flags are used by the conditional branch instruction (Bcc).

### 1.2.3 Initial Register Values

When the CPU is reset, the program counter (PC) is loaded from the vector table and the interrupt mask bit (I) in CCR is set to 1 . The other CCR bits and the general registers are not initialized.

The initial value of the stack pointer (R7) is not fixed. To prevent program crashes the stack pointer should be initialized by software, by the first instruction executed after a reset.

### 1.3 Instructions

Features:

- The H8/300L CPU has a concise set of 55 instructions.
- A general-register architecture is adopted.
- All instructions are 2 or 4 bytes long.
- Fast multiply/divide instructions and extensive bit manipulation instructions are supported.
- Eight addressing modes are supported.


### 1.3.1 Types of Instructions

Table 1-1 classifies the H8/300L instructions by type. Section 2, Instruction Set, gives detailed descriptions.

Table 1-1. Instruction Classification

| Function | Instructions $\mathrm{Ty}^{\text {a }}$ | Types |
| :---: | :---: | :---: |
| Data transfer | MOV, POP*, PUSH* | 1 |
| Arithmetic operatio | ADD, SUB, ADDX, SUBX, INC, DEC, ADDS, SUBS, DAA, DAS, MULXU, DIVXU, CMP, NEG | $114$ |
| Logic operations | AND, OR, XOR, NOT | 4 |
| Shift | SHAL, SHAR, SHLL, SHLR, ROTL, ROTR, ROTXL, ROTXR | 8 |
| Bit manipulation | BSET, BCLR, BNOT, BTST, BAND, BIAND, BOR BIOR, BXOR, BIXOR, BLD, BILD, BST, BIST | 14 |
| Branch | BCC**, JMP, BSR, JSR, RTS | 5 |
| System control | RTE, SLEEP, LDC, STC, ANDC, ORC, XORC, NOP | 8 |
| Block data transfer | EEPMOV | 1 |
| * POP Rn is equivalent to MOV.W @ $\mathrm{SP}+$, Rn . <br> PUSH Rn is equivalent to MOV.W Rn, @-SP. <br> ** Bcc is a conditional branch instruction in which cc represents a condition. |  |  |
|  |  |  |

### 1.3.2 Instruction Functions

Tables 1-2 to 1-9 give brief descriptions of the instructions in each functional group. The following notation is used.

| Notation |  |
| :--- | :--- |
| Rd | General register (destination) |
| Rs | General register (source) |
| Rn | General register |
| (EAd) | Destination operand |
| (EAs) | Source operand |
| CCR | Condition code register |
| N | N (negative) bit of CCR |
| $Z$ | Z (zero) bit of CCR |
| V | V (overflow) bit of CCR |
| C | C (carry) bit of CCR |
| PC | Program counter |
| SP | Stack pointer (R7) |
| $\#$ Imm | Immediate data |
| op | Operation field |
| disp | Displacement |
| + | Addition |
| - | Subtraction |
| $\times$ | Multiplication |
| $\dot{\vdots}$ | Division |
| $\Lambda$ | AND logical |
| $\vee$ | OR logical |
| $\oplus$ | Exclusive OR logical |
| $\rightarrow$ | Move |
| $\neg$ | Not |
| $: 3,: 8,: 16$ 3-bit, 8-bit, or 16-bit length |  |

Table 1-2. Data Transfer Instructions

| Instruction | Size* | Function |
| :---: | :---: | :---: |
| MOV | B/W | $\text { (EAs) } \rightarrow \mathrm{Rd}, \quad \mathrm{Rs} \rightarrow(\mathrm{EAd})$ <br> Moves data between two general registers or between a general register and memory, or moves immediate data to a general register. <br> The Rn, @Rn, @(d:16, Rn), @aa:16, \#xx:8 or \#xx:16, @-Rn, and $@$ Rn+ addressing modes are available for byte or word data. The @ aa:8 addressing mode is available for byte data only. <br> The @-R7 and @R7+ modes require word operands. Do not specify byte size for these two modes. |
| $\overline{\text { POP }}$ | W | $@ \mathrm{SP}+\rightarrow \mathrm{Rn}$ <br> Pops a 16-bit general register from the stack. Equivalent to MOV.W @SP+, Rn. |
| PUSH | W | $\mathrm{Rn} \rightarrow \text { @-SP }$ <br> Pushes a 16-bit general register onto the stack. Equivalent to MOV.W Rn, @-SP. |

[^0]Table 1-3. Arithmetic Instructions

| Instruction | Size* | Function |
| :---: | :---: | :---: |
| ADD | B/W | $\mathrm{Rd} \pm \mathrm{Rs} \rightarrow \mathrm{Rd}, \mathrm{Rd}+$ \#Imm $\rightarrow \mathrm{Rd}$ |
| SUB |  | Performs addition or subtraction on data in two general registers, or addition on immediate data and data in a general register. |
|  |  | Immediate data cannot be subtracted from data in a general register. Word data can be added or subtracted only when both words are in general registers. |
| ADDX | B | $\mathrm{Rd} \pm \mathrm{Rs} \pm \mathrm{C} \rightarrow \mathrm{Rd}, \mathrm{Rd} \pm \# \mathrm{Imm} \pm \mathrm{C} \rightarrow \mathrm{Rd}$ |
| SUBX |  | Performs addition or subtraction with carry or borrow on byte data in two general registers, or addition or subtraction on immediate data and data in a general register. |
| INC | B | $\mathrm{Rd} \pm 1 \rightarrow \mathrm{Rd}$ |
| DEC |  | Increments or decrements a general register. |
| $\overline{\text { ADDS }}$ | W | $\mathrm{Rd} \pm 1 \rightarrow \mathrm{Rd}, \mathrm{Rd} \pm 2 \rightarrow \mathrm{Rd}$ |
| SUBS |  | Adds or subtracts immediate data to or from data in a general register. The immediate data must be 1 or 2 . |
| $\overline{\text { DAA }}$ | B | Rd decimal adjust $\rightarrow$ Rd |
| DAS |  | Decimal-adjusts (adjusts to packed BCD) an addition or subtraction result in a general register by referring to the condition code register. |
| MULXU | B | $\mathrm{Rd} \times \mathrm{Rs} \rightarrow \mathrm{Rd}$ <br> Performs 8-bit $\times{ }^{8}$-bit unsigned multiplication on data in two general registers, providing a 16 -bit result. |
| DIVXU | B | $\mathrm{Rd} \div \mathrm{Rs} \rightarrow \mathrm{Rd}$ <br> Performs 16 -bit $\div 8$-bit unsigned division on data in two general registers, providing an 8 -bit quotient and 8 -bit remainder. |
| CMP | B/W | Rd-Rs, Rd-\#Imm <br> Compares data in a general register with data in another general register or with immediate data. Word data can be compared only between two general registers. |
| $\overline{\text { NEG }}$ | B | $0-\mathrm{Rd} \rightarrow \mathrm{Rd}$ <br> Obtains the two's complement (arithmetic complement) of data in a general register. |

[^1]Table 1-4. Logic Operation Instructions

| Instruction | Size* | Function |
| :---: | :---: | :---: |
| AND | B | $\mathrm{Rd} \wedge \mathrm{Rs} \rightarrow \mathrm{Rd}, \quad \mathrm{Rd} \wedge$ \#Imm $\rightarrow \mathrm{Rd}$ <br> Performs a logical AND operation on a general register and another general register or immediate data. |
| $\overline{O R}$ | B | $\mathrm{Rd}_{\vee} \mathrm{Rs} \rightarrow \mathrm{Rd}, \quad \mathrm{Rd} \vee \# \mathrm{Imm} \rightarrow \mathrm{Rd}$ <br> Performs a logical OR operation on a general register and another general register or immediate data. |
| XOR | B | $\mathrm{Rd} \oplus \mathrm{Rs} \rightarrow \mathrm{Rd}, \quad \mathrm{Rd} \oplus \# \mathrm{Imm} \rightarrow \mathrm{Rd}$ <br> Performs a logical exclusive OR operation on a general register and another general register or immediate data. |
| NOT | B | $\neg \mathrm{Rd} \rightarrow \mathrm{Rd}$ <br> Obtains the one's complement (logical complement) of general register contents. |

* Size: Operand size

B: Byte

Table 1-5. Shift Instructions

| Instruction | Size $^{*}$ | Function |
| :--- | :--- | :--- |
| SHAL | B | Rd shift $\rightarrow \mathrm{Rd}$ |
| SHAR |  | Performs an arithmetic shift operation on general register contents. |
| SHLL | B | Rd shift $\rightarrow \mathrm{Rd}$ |
| SHLR |  | Performs a logical shift operation on general register contents. |
| ROTL | B | Rd rotate $\rightarrow$ Rd |
| ROTR |  | Rotates general register contents. |
| ROTXL | B | Rd rotate through carry $\rightarrow$ Rd |
| ROTXR |  | Rotates general register contents through the C (carry) bit. |

[^2]B: Byte

Table 1-6. Bit Manipulation Instructions

| Instruction | Size* | Function |
| :---: | :---: | :---: |
| BSET | B | $1 \rightarrow$ (<bit-No.> of <EAd>) <br> Sets a specified bit in a general register or memory to 1 . The bit is specified by a bit number, given in 3-bit immediate data or the lower three bits of a general register. |
| $\overline{B C L R}$ | B | $0 \rightarrow(\langle\text { bit-No. }\rangle \text { of }\langle\text { EAd }\rangle)$ <br> Clears a specified bit in a general register or memory to 0 . The bit is specified by a bit number, given in 3-bit immediate data or the lower three bits of a general register. |
| BNOT | B | $\neg(\langle\text { bit-No. }\rangle \text { of }\langle\text { EAd }\rangle) \rightarrow(\langle\text { bit-No. }\rangle \text { of }\langle\text { EAd }\rangle)$ <br> Inverts a specified bit in a general register or memory. The bit is specified by a bit number, given in 3-bit immediate data or the lower three bits of a general register. |
| BTST | B | $\neg(\langle\text { bit-No. }\rangle \text { of }\langle\mathrm{EAd}\rangle) \rightarrow \mathrm{Z}$ <br> Tests a specified bit in a general register or memory and sets or clears the Z flag accordingly. The bit is specified by a bit number, given in 3-bit immediate data or the lower three bits of a general register. |
| BAND | B | $\mathrm{C}_{\wedge}(\langle\text { bit-No. }\rangle \text { of }\langle\mathrm{EAd}\rangle) \rightarrow \mathrm{C}$ <br> ANDs the C flag with a specified bit in a general register or memory. |
| BIAND | B | $\mathrm{C}_{\wedge}[\neg(\langle\text { bit-No. }\rangle \text { of }\langle\mathrm{EAd}\rangle)] \rightarrow \mathrm{C}$ <br> ANDs the C flag with the inverse of a specified bit in a general register or memory. <br> The bit number is specified by 3-bit immediate data. |
| $\overline{\mathrm{BOR}}$ | B | $\mathrm{C}_{\vee}(\langle\text { bit-No. }\rangle \text { of }\langle\mathrm{EAd}\rangle) \rightarrow \mathrm{C}$ <br> ORs the C flag with a specified bit in a general register or memory. |
| BIOR | B | $\mathrm{C}_{\vee}[\neg(\langle\text { bit-No. }\rangle \text { of }\langle\mathrm{EAd}\rangle)] \rightarrow \mathrm{C}$ <br> ORs the C flag with the inverse of a specified bit in a general register or memory. <br> The bit number is specified by 3-bit immediate data. |

Table 1-6. Bit Manipulation Instructions (Cont.)

| Instruction | Size* | Function |
| :---: | :---: | :---: |
| BXOR | B | $\mathrm{C}_{\oplus}(\langle\text { bit-No. }>\text { of }\langle\mathrm{EAd}\rangle) \rightarrow \mathrm{C}$ <br> Exclusive-ORs the C flag with a specified bit in a general register or memory. |
| BIXOR | B | $\mathrm{C}_{\oplus}[\neg(\langle\mathrm{bit-No} .>\text { of }\langle\mathrm{EAd}\rangle)] \rightarrow \mathrm{C}$ <br> Exclusive-ORs the C flag with the inverse of a specified bit in a general register or memory. <br> The bit number is specified by 3-bit immediate data. |
| BLD | B | $\begin{aligned} & (\langle\text { bit-No. }>\text { of }\langle\mathrm{EAd}>) \rightarrow \mathrm{C} \\ & \quad \text { Copies a specified bit in a general register or memory to the } \mathrm{C} \text { flag. } \end{aligned}$ |
|  |  | Copies the inverse of a specified bit in a general register or memory to the C flag. <br> The bit number is specified by 3-bit immediate data. |
| $\overline{\mathrm{BST}}$ | B | $\mathrm{C}_{\rightarrow}(\langle\text { bit-No.> of }\langle\mathrm{EAd}>)$ <br> Copies the C flag to a specified bit in a general register or memory. |
| BIST | B | $\neg \mathrm{C} \rightarrow(\langle\text { bit-No. }>\text { of <EAd> })$ <br> Copies the inverse of the C flag to a specified bit in a general register or memory. <br> The bit number is specified by 3-bit immediate data. |

## * Size: Operand size

B: Byte

Table 1-7. Branching Instructions

| Instruction | Size | Function |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bcc | - | Branches if condition cc is true. The branching conditions are as follows. |  |  |
|  |  | Mnemonic | Description | Condition |
|  |  | BRA (BT) | Always (True) | Always |
|  |  | BRN (BF) | Never (False) | Never |
|  |  | BHI | High | $\mathrm{C}_{\vee} \mathrm{Z}=0$ |
|  |  | BLS | Low or Same | $\mathrm{C}_{\vee} \mathrm{Z}=1$ |
|  |  | BCC (BHS) | Carry Clear | $\mathrm{C}=0$ |
|  |  |  | (High or Same) |  |
|  |  | BCS (BLO) | Carry Set (Low) | $\mathrm{C}=1$ |
|  |  | BNE | Not Equal | $\mathrm{Z}=0$ |
|  |  | BEQ | Equal | $\mathrm{Z}=1$ |
|  |  | BVC | Overflow Clear | $\mathrm{V}=0$ |
|  |  | BVS | Overflow Set | $\mathrm{V}=1$ |
|  |  | BPL | Plus | $\mathrm{N}=0$ |
|  |  | BMI | Minus | $\mathrm{N}=1$ |
|  |  | BGE | Greater or Equal | $\mathrm{N}_{\oplus} \mathrm{V}=0$ |
|  |  | BLT | Less Than | $\mathrm{N}_{\oplus} \mathrm{V}=1$ |
|  |  | BGT | Greater Than | $\mathrm{Z}_{\mathrm{V}}\left(\mathrm{N}_{\oplus}+\mathrm{V}\right)=0$ |
|  |  | BLE | Less or Equal | $\mathrm{Z}_{\mathrm{V}}\left(\mathrm{N}_{\oplus}\right.$ V) $=1$ |


| JMP | - | Branches unconditionally to a specified address. |
| :--- | :--- | :--- |
| BSR | - | Branches to a subroutine at a specified displacement from the current <br> address. |
| JSR | - | Branches to a subroutine at a specified address. |
| RTS | - | Returns from a subroutine. |

Table 1-8. System Control Instructions


* Size: Operand size

B: Byte

Table 1-9. Block Data Transfer Instruction

| Instruction | Size | Function |
| :---: | :---: | :---: |
| EEPMOV | - | if R4L $\neq 0$ then |
|  |  | repeat @R5+ $\rightarrow$ @R6+ |
|  |  | $\mathrm{R} 4 \mathrm{~L}-1 \rightarrow \mathrm{R} 4 \mathrm{~L}$ |
|  |  | until $\mathrm{R} 4 \mathrm{~L}=0$ |
|  |  | else next; |
|  |  | Moves a data block according to parameters set in general registers |
|  |  | R4L, R5, and R6. |
|  |  | R4L: size of block (bytes) |
|  |  | R5: starting source address |
|  |  | R6: starting destination address |
|  |  | Execution of the next instruction starts as soon as the block transfer is completed. |
|  |  | This instruction is for writing to the large-capacity EEPROM provided on chip with some models in the H8/300L Series. For details see the applicable hardware manual. |

Notes on Bit Manipulation Instructions: BSET, BCLR, BNOT, BST, and BIST are read-modify-write instructions. They read a byte of data, modify one bit in the byte, then write the byte back. Care is required when these instructions are applied to registers with write-only bits and to the I/O port registers.

| Sequence |  | Operation |
| :--- | :--- | :--- |
| 1 | Read | Read one data byte at the specified address |
| 2 | Modify | Modify one bit in the data byte |
| 3 | Write | Write the modified data byte back to the specified address |

Example 1: BCLR is executed to clear bit 0 in port control register 4 (PCR4) under the following conditions.

| P47: | Input pin, Low |
| :--- | :--- |
| P46: | Input pin, High |
| P45 - P40: | Output pins, Low |

The intended purpose of this BCLR instruction is to switch P40 from output to input.

## Before Execution of BCLR Instruction

|  | P47 | P46 | P45 | P44 | P43 | P42 | P41 | P40 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Input/output | Input | Input | Output | Output | Output | Output | Output | Output |
| Pin state | Low | High | Low | Low | Low | Low | Low | Low |
| PCR4 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |
| PDR4 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

## Execution of BCLR Instruction

```
BCLR \#0 @PCR4 ; clear bit 0 in PCR4
```

After Execution of BCLR Instruction

|  | P47 | P46 | P45 | P44 | P43 | P42 | P41 | P40 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Input/output | Output | Output | Output | Output | Output | Output | Output | Input |
| Pin state | Low | High | Low | Low | Low | Low | Low | High |
| PCR4 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
| PDR4 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Explanation: To execute the BCLR instruction, the CPU begins by reading PCR4. Since PCR4 is a write-only register, it is read as H'FF, even though its true value is $\mathrm{H}^{\prime} 3 \mathrm{~F}$.

Next the CPU clears bit 0 of the read data, changing the value to H'FE.

Finally, the CPU writes this value (H'FE) back to PCR4 to complete the BCLR instruction.

As a result, bit 0 in PCR4 is cleared to 0 , making P 40 an input pin. In addition, bits 7 and 6 in PCR4 are set to 1, making P47 and P46 output pins.

Example 2: BSET is executed to set bit 0 in the port 4 port data register (PDR4) under the following conditions.

| P47: | Input pin, Low |
| :--- | :--- |
| P46: | Input pin, High |
| P45 - P40: | Output pins, Low |

The intended purpose of this BSET instruction is to switch the output level at P40 from Low to High.

## Before Execution of BSET Instruction

|  | P47 | P46 | P45 | P44 | P43 | P42 | P41 | P40 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Input/output | Input | Input | Output | Output | Output | Output | Output | Output |
| Pin state | Low | High | Low | Low | Low | Low | Low | Low |
| PCR4 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |
| PDR4 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

## Execution of BSET Instruction

BSET \#0 @PDR4 ; set bit 0 in port 4 port data register

## After Execution of BSET Instruction

|  | P47 | P46 | P45 | P44 | P43 | P42 | P41 | P40 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input/output | Input | Input | Output | Output | Output | Output | Output | Output |
| Pin state | Low | High | Low | Low | Low | Low | Low | High |
| PCR4 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |
| PDR4 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 |

Explanation: To execute the BSET instruction, the CPU begins by reading port 4. Since P47 and P46 are input pins, the CPU reads the level of these pins directly, not the value in the port data register. It reads P47 as Low (0) and P46 as High (1).

Since P 45 to P 40 are output pins, for these pins the CPU reads the value in PDR4. The CPU therefore reads the value of port 4 as H'40, although the actual value in PDR4 is H'80.

Next the CPU sets bit 0 of the read data to 1 , changing the value to $\mathrm{H}^{\prime} 41$.

Finally, the CPU writes this value (H'41) back to PDR4 to complete the BSET instruction.

As a result, bit 0 in PDR4 is set to 0 , switching pin P40 to High output. However, bits 7 and 6 in PDR4 change their values.

### 1.3.3 Basic Instruction Formats

(1) Format of Data Transfer Instructions

Figure 1-5 shows the format used for data transfer instructions.


Figure 1-5. Instruction Format of Data Transfer Instructions
(2) Format of Arithmetic, Logic Operation, and Shift Instructions

Figure 1-6 shows the format used for arithmetic, logic operation, and shift instructions.


Figure 1-6. Instruction Format of Arithmetic, Logic, and Shift Instructions
(3) Format of Bit Manipulation Instructions

Figure 1-7 shows the format used for bit manipulation instructions.


Figure 1-7. Instruction Format of Bit Manipulation Instructions


Figure 1-7. Instruction Format of Bit Manipulation Instructions (Cont.)
(4) Format of Branching Instructions

Figure 1-8 shows the format used for branching instructions.


Figure 1-8. Instruction Format of Branching Instructions
(5) Format of System Control Instructions

Figure 1-9 shows the format used for system control instructions.


Figure 1-9. Instruction Format of System Control Instructions
(6) Format of Block Data Transfer Instruction

Figure 1-10 shows the format used for the block data transfer instruction.

| 15 | $8 \quad 7$ | 0 |
| :---: | :---: | :---: |
| op |  |  |
| op |  |  |
|  |  |  |

Figure 1-10. Instruction Format of Block Data Transfer Instruction

### 1.3.4 Addressing Modes and Effective Address Calculation

Table 1-10 lists the eight addressing modes and their assembly-language notation. Each instruction can use a specific subset of these addressing modes.

Arithmetic, logic, and shift instructions use register direct addressing (1). The ADD.B, ADDX, SUBX, CMP.B, AND, OR, and XOR instructions can also use immediate addressing (6).

The MOV instruction uses all the addressing modes except program-counter relative (7) and memory indirect (8).

Bit manipulation instructions use register direct (1), register indirect (2), or absolute (5) addressing to identify a byte operand and 3-bit immediate addressing to identify a bit within the byte. The BSET, BCLR, BNOT, and BTST instructions can also use register direct addressing (1) to identify the bit.

Table 1-10. Addressing Modes

| No. | Mode | Notation |
| :--- | :--- | :--- |
| $(1)$ | Register direct | Rn |
| $(2)$ | Register indirect | $@ \mathrm{Rn}$ |
| $(3)$ | Register indirect with 16-bit displacement | $@(\mathrm{~d}: 16, \mathrm{Rn})$ |
| $(4)$ | Register indirect with post-increment | $@ \mathrm{Rn}+$ |
|  | Register indirect with pre-decrement | $@-\mathrm{Rn}$ |
| $(5)$ | Absolute address (8 or 16 bits) | $@$ aa:8, @aa:16 |
| $(6)$ | Immediate (3-, 8-, or 16-bit data) | \#xx:3, \#xx:8, \#xx:16 |
| $(7)$ | PC-relative (8-bit displacement $)$ | $@(\mathrm{~d}: 8$, PC) |
| $(8)$ | Memory indirect | $@ @ a a: 8$ |

(1) Register Direct—Rn: The register field of the instruction specifies an 8- or 16-bit general register containing the operand. In most cases the general register is accessed as an 8 -bit register. Only the MOV.W, ADD.W, SUB.W, CMP.W, ADDS, SUBS, MULXU ( 8 bits $\times 8$ bits), and DIVXU (16 bits $\div 8$ bits) instructions have 16 -bit operands.
(2) Register indirect—@Rn: The register field of the instruction specifies a 16-bit general register containing the address of the operand.
(3) Register Indirect with Displacement—@(d:16, Rn): This mode, which is used only in MOV instructions, is similar to register indirect but the instruction has a second word (bytes 3 and 4) which is added to the contents of the specified general register to obtain the operand address. For the MOV.W instruction, the resulting address must be even.

## (4) Register Indirect with Post-Increment or Pre-Decrement—@Rn+ or @-Rn:

- Register indirect with post-increment—@Rn+

The @Rn+ mode is used with MOV instructions that load registers from memory. It is similar to the register indirect mode, but the 16-bit general register specified in the register field of the instruction is incremented after the operand is accessed. The size of the increment is 1 or 2 depending on the size of the operand: 1 for a byte operand; 2 for a word operand. For a word operand, the original contents of the 16 -bit general register must be even.

- Register indirect with pre-decrement—@-Rn

The @-Rn mode is used with MOV instructions that store register contents to memory. It is similar to the register indirect mode, but the 16-bit general register specified in the register field of the instruction is decremented before the operand is accessed. The size of the decrement is 1 or 2 depending on the size of the operand: 1 for a byte operand; 2 for a word operand. For a word operand, the original contents of the 16 -bit general register must be even.
(5) Absolute Address—@aa:8 or @aa:16: The instruction specifies the absolute address of the operand in memory. The @aa:8 mode uses an 8-bit absolute address of the form H'FFxx. The upper 8 bits are assumed to be 1 , so the possible address range is H'FF00 to H'FFFF (65280 to 65535). The MOV.B, MOV.W, JMP, and JSR instructions can use 16-bit absolute addresses.
(6) Immediate-\#xx:8 or \#xx:16: The instruction contains an 8-bit operand in its second byte, or a 16-bit operand in its third and fourth bytes. Only MOV.W instructions can contain 16-bit immediate values.
The ADDS and SUBS instructions implicitly contain the value 1 or 2 as immediate data. Some bit manipulation instructions contain 3-bit immediate data (\#xx:3) in the second or fourth byte of the instruction, specifying a bit number.
(7) PC-Relative-@(d:8, PC): This mode is used to generate branch addresses in the Bcc and BSR instructions. An 8 -bit value in byte 2 of the instruction code is added as a signextended value to the program counter contents. The result must be an even number. The possible branching range is -126 to +128 bytes ( -63 to +64 words) from the current address.
(8) Memory Indirect—@ @aa:8: This mode can be used by the JMP and JSR instructions. The second byte of the instruction code specifies an 8-bit absolute address from H'0000 to H'00FF ( 0 to 255). Note that the initial part of the area from H'0000 to H'00FF contains the exception vector table. See the applicable hardware manual for details. The word located at this address contains the branch address.

If an odd address is specified as a branch destination or as the operand address of a MOV.W instruction, the least significant bit is regarded as 0 , causing word access to be performed at the address preceding the specified address. See the memory data structure description in section 1.1.2, Data Structure.

## Effective Address Calculation

Table 1-11 explains how the effective address is calculated in each addressing mode.

Table 1-11. Effective Address Calculation (1)


Table 1-11. Effective Address Calculation (2)


Table 1-11. Effective Address Calculation (3)


7 PC-relative @ (d:8, PC)


8 Memory indirect @ @aa:8


Destination address

| reg, regm, regn: | General register |
| :--- | :--- |
| op: | Operation field |
| disp: | Displacement |
| abs: | Absolute address |
| IMM: | Immediate data |

## Section 2. Instruction Set

### 2.1 Explanation Format

Section 2 gives full descriptions of all the H8/300L Series instructions, presenting them in alphabetic order. Each instruction is explained in a table like the following:

ADD (add binary) (byte) ADD

Operation
$\mathrm{Rd}+(\mathrm{EAs}) \rightarrow \mathrm{Rd}$

Assembly-Language Format
ADD.B <EAs>, Rd

## Operand Size

Byte

## Condition Code



I: Previous value remains unchanged.
H : Set to 1 when there is a carry from bit 3; otherwise cleared to 0 .

N : Set to 1 when the result is negative; otherwise cleared to 0 .
Z: Set to 1 when the result is zero; otherwise cleared to 0 .
V: Set to 1 when an overflow occurs; otherwise cleared to 0 .
C: Set to 1 when there is a carry from bit 7 ; otherwise cleared to 0 .

## Description

This instruction adds the source operand to the contents of an 8-bit general register and places the result in the general register .

Instruction Formats and Number of Execution States

| Addressing mode | Mnem. | Operands | Instruction code |  |  |  |  |  | No. of states |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte |  | 2nd byte |  | 3rd byte | 4th byte |  |
| Immediate | ADD.B | \#xx:8, Rd | 8 | rd |  |  |  |  | 2 |
| Register direct | ADD.B | Rs, Rd | 0 | 8 | rs | rd |  |  | 2 |

The parts of the table are explained below.

Name: The full and mnemonic names of the instruction are given at the top of the page.

Operation: The instruction is described in symbolic notation. The following symbols are used.

| Symbol | Meaning |
| :--- | :--- |
| Rd | General register (destination)* |
| Rs | General register (source)* |
| Rn | General register* |
| <EAd $>$ | Destination operand |
| <EAs> | Source operand |
| PC | Program counter |
| SP | Stack pointer |
| CCR | Condition code register |
| N | N (negative) flag of CCR |
| Z | Z (zero) flag of CCR |
| V | V (overflow) flag of CCR |
| C | C (carry) flag of CCR |
| disp | Displacement |
| $\rightarrow$ | Transfer from left operand to right operand; or state transition from left state to |
| right state. |  |
| + | Addition |
| - | Subtraction |
| $\times$ | Multiplication |
| $\dot{\square}$ | Division |
| $\wedge$ | AND logical |
| $\vee$ | OR logical |
| $\oplus$ | Exclusive OR logical |
| $\neg$ | Inverse logic (logical complement) |
| ()$<>$ | Contents of operand effective address |
| $*$ General registers are either 8 bits (R0H/R0L - R7H/R7L) or 16 bits (R0 - R7). |  |

## Assembly-Language Format:

The assembly-language coding of the instruction is given. An
 example is:

The operand size is indicated by the letter B (byte) or W (word). Some instructions have restrictions on the size of operands they handle.

The abbreviation EAs or EAd (effective address of source or destination) is used for operands that permit more than one addressing mode. The H8/300L CPU supports the following eight addressing modes. The method of calculating effective addresses is explained in section 1.3.4, Addressing Modes and Effective Address Calculation, above.

| Notation | Addressing Mode |
| :--- | :--- |
| Rn | Register direct |
| $@ \mathrm{Rn}$ | Register indirect |
| @ $(\mathrm{d}: 16, \mathrm{Rn})$ | Register indirect with displacement |
| @Rn+/@ -Rn | Register indirect with post-increment/pre-decrement |
| @aa:8/@aa:16 | Absolute address |
| $\# \mathrm{xx}: 8 / \# \mathrm{xx}: 16$ | Immediate |
| $@(\mathrm{~d}: 8, \mathrm{PC})$ | Program-counter relative |
| @ @aa:8 | Memory indirect |

Operand size: Word or byte. Byte size is indicated for bit-manipulation instructions because these instructions access a full byte in order to read or write one bit.

Condition code: The effect of instruction execution on the flag bits in CCR is indicated. The following notation is used:

Symbol Meaning
$\hat{\imath}$ The flag is altered according to the result of the instruction.
0 The flag is cleared to " 0 ."

- The flag is not changed.
* Not fixed; the flag is left in an unpredictable state.

Description: The action of the instruction is described in detail.

Instruction Formats: Each possible format of the instruction is shown explicitly, indicating the addressing mode, the object code, and the number of states required for execution when the instruction and its operands are located in on-chip memory. The following symbols are used:

Symbol Meaning

| Imm. | Immediate data (3, 8, or 16 bits) |
| :--- | :--- |
| abs. | An absolute address ( 8 bits or 16 bits) |
| disp. | Displacement (8 bits or 16 bits) |
| $\mathrm{r}^{\mathrm{s}}, \mathrm{r}^{\mathrm{d}}, \mathrm{r}^{\mathrm{n}}$ | General register number (3 bits or 4 bits) The $\mathrm{s}, \mathrm{d}$, and n correspond to the letters <br> in the operand notation. |

Register Designation: 16-bit general registers are indicated by a 3-bit $\mathrm{r}^{\mathrm{s}}$, $\mathrm{r}^{\mathrm{d}}$, or $\mathrm{r}^{\mathrm{n}}$ value. 8-bit registers are indicated by a 4-bit $\mathrm{r}^{\mathrm{s}}, \mathrm{r}^{\mathrm{d}}$, or $\mathrm{r}^{\mathrm{n}}$ value. Address registers used in the @Rn, @ (disp:16, Rn), @Rn+, and @-Rn addressing modes are always 16-bit registers. Data registers are 8 -bit or 16 -bit registers depending on the size of the operand. For 8 -bit registers, the lower three bits of $\mathrm{r}^{\mathrm{s}}, \mathrm{r}^{\mathrm{d}}$, or $\mathrm{r}^{\mathrm{n}}$ give the register number. The most significant bit is 1 if the lower byte of the register is used, or 0 if the upper byte is used. Registers are thus indicated as follows:

## 16-Bit register

| $\mathbf{r}^{\mathrm{s}}, \mathbf{r d}$, or $\mathbf{~ r}$ |  |
| :---: | :---: |
| 000 | Register |
| 001 | R 0 |
| $:$ | R 1 |
| 111 | R7 |
|  |  |

8-Bit registers

| $\mathbf{r s}^{\mathbf{s}}$, r $^{\mathbf{d}}$, or $\mathbf{r n}^{\mathbf{n}}$ | Register |
| :---: | :---: |
| 0000 | R0H |
| 0001 | R1H |
| $:$ | $:$ |
| 0111 | R7H |
| 1000 | R0L |
| 1001 | R1L |
| $:$ | $:$ |
| 1111 | R7L |

Bit Data Access: Bit data are accessed
as the n -th bit of a byte operand in a general register or memory. The bit number is given by 3bit immediate data, or by a value in a general register. When a bit number is specified in a general register, only the lower three bits of the register are significant. Two examples are shown below.

flag in CCR

The addressing mode and operand size apply to the register or memory byte containing the bit.

Number of States Required for Execution: The number of states indicated is the number required when the instruction and any memory operands are located in on-chip ROM or RAM. If the instruction or an operand is located in external memory or the on-chip register field, additional states are required for each access. See section 2.5, Number of Execution States.

### 2.2 Instructions

2.2.1 (1) ADD (add binary) (byte)

ADD

## Operation

$\mathrm{Rd}+($ EAs $) \rightarrow \mathrm{Rd}$

## Assembly-Language Format

ADD.B <EAs>, Rd

## Operand Size

Byte

## Condition Code



I: Previous value remains unchanged.
H: Set to 1 when there is a carry from bit 3; otherwise cleared to 0 .
N : Set to 1 when the result is negative; otherwise cleared to 0 .
Z: Set to 1 when the result is zero; otherwise cleared to 0 .
V: Set to 1 when an overflow occurs; otherwise cleared to 0 .
C: Set to 1 when there is a carry from bit 7; otherwise cleared to 0 .

## Description

This instruction adds the source operand to the contents of an 8-bit general register and places the result in the general register .

Instruction Formats and Number of Execution States

| Addressing mode | Mnem. | Operands | Instruction code |  |  |  |  |  | No. of states |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte |  | 2nd byte |  | 3 rd byte | 4th byte |  |
| Immediate | ADD.B | \#xx:8, Rd | 8 | rd |  |  |  |  | 2 |
| Register direct | ADD.B | Rs, Rd | 0 | 8 | rs | rd |  |  | 2 |

## Operation

$\mathrm{Rd}+\mathrm{Rs} \rightarrow \mathrm{Rd}$

## Assembly-Language Format

ADD.W Rs, Rd

## Operand Size

Word

## Condition Code



I: Previous value remains unchanged.
H: Set to 1 when there is a carry from bit 11 ; otherwise cleared to 0 .

N : Set to 1 when the result is negative; otherwise cleared to 0 .
Z: Set to 1 when the result is zero; otherwise cleared to 0 .

V: Set to 1 when an overflow occurs; otherwise cleared to 0 .
C: Set to 1 when there is a carry from bit 15 ; otherwise cleared to 0 .

## Description

This instruction adds word data in two general registers and places the result in the second general register.

## Instruction Formats and Number of Execution States

| Addressing mode | Mnem. | Operands | Instruction code |  |  |  | No. of states |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte |  |
| Register direct | ADD.W | Rs, Rd | $0 \quad 9$ | $0 \mathrm{rs} 0{ }^{1} \mathrm{rd}$ |  |  | 2 |

Operation
$\mathrm{Rd}+1 \rightarrow \mathrm{Rd}$
$\mathrm{Rd}+2 \rightarrow \mathrm{Rd}$

## Assembly-Language Format

ADDS \#1, Rd
ADDS \#2, Rd

## Operand Size

Word

## Condition Code



I: Previous value remains unchanged.
H: Previous value remains unchanged.
N : Previous value remains unchanged.
Z: Previous value remains unchanged.
V: Previous value remains unchanged.
C: Previous value remains unchanged.

## Description

This instruction adds the immediate value 1 or 2 to word data in a general register. Unlike the ADD instruction, it does not affect the condition code flags.

## Instruction Formats and Number of Execution States

| Addressing mode | Mnem. | Operands | Instruction code |  |  |  |  |  | No. of states |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte |  | 2nd byte |  | 3rd byte | 4th byte |  |
| Register direct | ADDS | \#1, Rd | 0 | B | 0 | 0 rd |  |  | 2 |
| Register direct | ADDS | \#2, Rd | 0 | B | 8 | 0 rd |  |  | 2 |

Note: This instruction cannot access byte-size data.

## Operation

$\mathrm{Rd}+(\mathrm{EAs})+\mathrm{C} \rightarrow \mathrm{Rd}$

Assembly-Language Format
ADDX <EAs>, Rd

## Operand Size

Byte

## Condition Code

|  | H |  |  | N |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| Z | V | C |  |  |  |  |  |
| - | - | $\hat{\imath}$ | - | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ |

I: Previous value remains unchanged.
H : Set to 1 if there is a carry from bit 3; otherwise cleared to 0 .
N : Set to 1 when the result is negative; otherwise cleared to 0 .

Z: Set to 1 when the result is zero; otherwise cleared to 0 .
V: Set to 1 when an overflow occurs; otherwise cleared to 0 .
C: Set to 1 when there is a carry from bit 7; otherwise cleared to 0 .

## Description

This instruction adds the source operand and carry flag to the contents of an 8-bit general register and places the result in the general register.

Instruction Formats and Number of Execution States

| Addressing mode | Mnem. | Operands | Instruction code |  |  |  |  |  | No. of states |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte |  | 2nd byte |  | 3rd byte | 4th byte |  |
| Immediate | ADDX | \#xx:8, Rd | 9 | rd |  |  |  |  | 2 |
| Register direct | ADDX | Rs, Rd | 0 | E | rs | rd |  |  | 2 |

## Operation

$\mathrm{Rd} \wedge(\mathrm{EAs}) \rightarrow \mathrm{Rd}$

## Assembly-Language Format

AND <EAs>, Rd

## Operand Size

Byte

## Condition Code



I: Previous value remains unchanged.
H : Previous value remains unchanged.
N: Set to 1 when the result is negative; otherwise cleared to 0 .
Z: Set to 1 when the result is zero; otherwise cleared to 0 .
V: Cleared to 0.
C: Previous value remains unchanged.

## Description

This instruction ANDs the source operand with the contents of an 8-bit general register and places the result in the general register.

Instruction Formats and Number of Execution States

| Addressing <br> mode | Mnem. | Operands | Instruction code |  |  |  |  |  | No. of |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |
|  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte |  |  |  |
| Immediate | AND |  | E | rd | IMM |  |  | 2 |  |
| Register direct | AND |  | 1 | 6 | rs | rd |  |  | 2 |

## Operation

CCR $\wedge$ \#IMM $\rightarrow$ CCR

## Assembly-Language Format

ANDC \#xx:8, CCR

## Operand Size

Byte

## Condition Code



I: ANDed with bit 7 of the immediate data.
H: ANDed with bit 5 of the immediate data.
N : ANDed with bit 3 of the immediate data.
Z: ANDed with bit 2 of the immediate data.
V: ANDed with bit 1 of the immediate data.
C: ANDed with bit 0 of the immediate data.

## Description

This instruction ANDs the condition code register (CCR) with immediate data and places the result in the condition code register. Bits 6 and 4 are ANDed as well as the flag bits.
No interrupt requests are accepted immediately after this instruction. All interrupts, including the nonmaskable interrupt (NMI), are deferred until after the next instruction.

Instruction Formats and Number of Execution States

| Addressing mode | Mnem. | Operands | Instruction code |  |  |  |  | No. of states |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte |  | 2nd byte | 3rd byte | 4th byte |  |
| Immediate | ANDC | \#xx:8, CCR | 0 | 6 | IMM |  |  | 2 |

## Operation

$\mathrm{C} \wedge(\langle$ Bit No. $>$ of $\langle E A d\rangle) \rightarrow \mathrm{C}$

## Assembly-Language Format

BAND \#xx:3, 〈EAd>

## Operand Size

Byte

## Condition Code

| I |  | H |  | N | Z | V | C | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | $\hat{\nu}$ | $\stackrel{\rightharpoonup}{*}$ |

I: Previous value remains unchanged.
H: Previous value remains unchanged.
N : Previous value remains unchanged.
Z : Previous value remains unchanged.
V: Previous value remains unchanged.
C: ANDed with the specified bit.

## Description

This instruction ANDs a specified bit with the carry flag and places the result in the carry flag. The specified bit can be located in a general register or memory. The bit number is specified by 3-bit immediate data. The operation is shown schematically below.


The value of the specified bit is not changed.

Instruction Formats and Number of Execution States

| Addressing mode | Mnem. | Operands | Instruction code |  |  |  |  |  |  |  | No. of states |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte |  | 2nd byte |  | 3rd byte |  | 4th byte |  |  |
| Register direct | BAND | \#xx:3, Rd | 7 | 6 | Oilmm | rd |  |  |  |  | 2 |
| Register indirect | BAND | \#xx:3,@Rd | 7 | C | $0{ }^{1} \mathrm{rd}$ | 0 | 7 | 6 | Oilmm | 0 | 6 |
| Absolute address | BAND | \#xx:3,@aa:8 | 7 | E |  |  | 7 | 6 | 0ilmm |  | 6 |

* Register direct, register indirect, or absolute addressing.


## Operation

If cc then
$\mathrm{PC}+\mathrm{d}: 8 \rightarrow \mathrm{PC}$
else next;

## Condition Code



## Assembly-Language Format


$\xrightarrow{\zeta}$ Condition code field
(For mnemonics, see the table on the next page.)

I: Previous value remains unchanged.
H: Previous value remains unchanged.
N : Previous value remains unchanged.
Z: Previous value remains unchanged.
V: Previous value remains unchanged.
C: Previous value remains unchanged.

## Operand Size

## Description

If the specified condition is false, this instruction does nothing; the next instruction is executed. If the specified condition is true, a signed displacement is added to the address of the next instruction and execution branches to the resulting address.

The displacement is a signed 8 -bit value which must be even. The branch destination address can be located in the range -126 to +128 bytes from the address of the Bcc instruction. The applicable conditions and their mnemonics are given below.

| Mnemonic | cc Field | Description | Condition | Meaning |
| :---: | :---: | :---: | :---: | :---: |
| BRA (BT) | 0000 | Always (True) | Always true |  |
| BRN (BF) | 0001 | Never (False) | Never |  |
| BHI | 0010 | High | $\mathrm{C} \vee \mathrm{Z}=0$ | $\mathrm{X}>\mathrm{Y}$ (Unsigned) |
| BLS | 0011 | Low or Same | $\mathrm{C} \vee \mathrm{Z}=1$ | $\mathrm{X} \leq \mathrm{Y}$ (Unsigned) |
| BCC (BHS) | 0100 | Carry Clear <br> (High or Same) | $\mathrm{C}=0$ | $\mathrm{X} \geq \mathrm{Y}$ (Unsigned) |
| BCS (BLO) | 0101 | Carry Set (Low) | $\mathrm{C}=1$ | $\mathrm{X}<\mathrm{Y}$ (Unsigned) |
| BNE | 0110 | Not Equal | $\mathrm{Z}=0$ | $\mathrm{X} \neq \mathrm{Y}$ (Signed or unsigned) |
| BEQ | 0111 | Equal | $\mathrm{Z}=1$ | $\mathrm{X}=\mathrm{Y}$ (Signed or unsigned) |
| BVC | 1000 | Overflow Clear | $\mathrm{V}=0$ |  |
| BVS | 1001 | Overflow Set | $\mathrm{V}=1$ |  |
| BPL | 1010 | Plus | $\mathrm{N}=0$ |  |
| BMI | 1011 | Minus | $\mathrm{N}=1$ |  |
| BGE | 1100 | Greater or Equal | $\mathrm{N} \oplus \mathrm{V}=0$ | $\mathrm{X} \geq \mathrm{Y}$ (Signed) |
| BLT | 1101 | Less Than | $\mathrm{N} \oplus \mathrm{V}=1$ | $\mathrm{X}<\mathrm{Y}$ (Signed) |
| BGT | 1110 | Greater Than | $\mathrm{Z} \vee(\mathrm{N} \oplus \mathrm{V})=0$ | $\mathrm{X}>\mathrm{Y}$ (Signed) |
| BLE | 1111 | Less or Equal | $\mathrm{Z} \vee(\mathrm{N} \oplus \mathrm{V})=1$ | $\mathrm{X} \leq \mathrm{Y}$ (Signed) |

BT, BF, BHS, and BLO are synonyms for BRA, BRN, BCC, and BCS, respectively.

## Instruction Formats and Number of Execution States

| Adressing mode | Mnem. | Operands | Instruction code |  |  |  |  | No. of states |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte |  | 2nd byte | 3rd byte | 4th byte |  |
| PC relative | BRA (BT) | d:8 | 4 | 0 | disp. |  |  | 4 |
| PC relative | BRN (BF) | d:8 | 4 | 1 | disp. |  |  | 4 |
| PC relative | BHI | d:8 | 4 | 2 | disp. |  |  | 4 |
| PC relative | BLS | d:8 | 4 | 3 | disp. |  |  | 4 |
| PC relative | BCC (BHS) | d:8 | 4 | 4 | disp. |  |  | 4 |
| PC relative | BCS (BLO) | d:8 | 4 | 5 | disp. |  |  | 4 |
| PC relative | BNE | d:8 | 4 | 6 | disp. |  |  | 4 |
| PC relative | BEQ | d:8 | 4 | 7 | disp. |  |  | 4 |
| PC relative | BVC | d:8 | 4 | 8 | disp. |  |  | 4 |
| PC relative | BVS | d:8 | 4 | 9 | disp. |  |  | 4 |
| PC relative | BPL | d:8 | 4 | A | disp. |  |  | 4 |
| PC relative | BMI | d:8 | 4 | B | disp. |  |  | 4 |
| PC relative | BGE | d:8 | 4 | C | disp. |  |  | 4 |
| PC relative | BLT | d:8 | 4 | D | disp. |  |  | 4 |
| PC relative | BGT | d:8 | 4 | E | disp. |  |  | 4 |
| PC relative | BLE | d:8 | 4 | F | disp. |  |  | 4 |

[^3]$0 \rightarrow$ (<Bit No.> of <EAd>)

## Assembly-Language Format

BCLR \#xx:3, <EAd>
BCLR Rn, <EAd>

## Operand Size

Byte

## Condition Code



I: Previous value remains unchanged.
H: Previous value remains unchanged.
N: Previous value remains unchanged.
Z : Previous value remains unchanged.
V: Previous value remains unchanged.
C: Previous value remains unchanged.

## Description

This instruction clears a specified bit in the destination operand to 0 . The bit number can be specified by 3 -bit immediate data, or by the lower three bits of an 8 -bit general register. The destination operand can be located in a general register or memory.

The specified bit is not tested before being cleared. The condition code flags are not altered.


[^4]
## Instruction Formats and Number of Execution States

| Addressing mode | Mnem. | Operands | Instruction code |  |  |  |  |  |  |  | No. of states |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte |  | 2nd byte |  | 3rd byte |  | 4th byte |  |  |
| Register direct | BCLR | \#xx:3, Rd | 7 | 2 | $0^{1}$ IMM | rd |  |  |  |  | 2 |
| Register indirect | BCLR | \#xx:3,@Rd | 7 | D | 0 rd | 0 | 7 | 2 | O. IMM | 0 | 8 |
| Absolute address | BCLR | \#xx:3,@aa:8 | 7 | F | abs |  | 7 | 2 | 0.1 IMM | 0 | 8 |
| Register direct | BCLR | Rn, Rd | 6 | 2 | rn | rd |  |  |  |  | 2 |
| Register indirect | BCLR | Rn, @Rd | 7 | D | 0 rd | 0 | 6 | 2 | rn | 0 | 8 |
| Absolute address | BCLR | Rn, @aa:8 | 7 | F | abs |  | 6 | 2 | rn | 0 | 8 |

Operation
$\mathrm{C} \wedge[\neg(\langle$ Bit No. $>$ of $\langle\mathrm{EAd}\rangle)] \rightarrow \mathrm{C}$

## Assembly-Language Format

BIAND \#xx:3, <EAd>

Operand Size
Byte

## Condition Code



I: Previous value remains unchanged.
H: Previous value remains unchanged.
N : Previous value remains unchanged.
Z: Previous value remains unchanged.
V: Previous value remains unchanged.
C: ANDed with the inverse of the specified bit.

## Description

This instruction ANDs the inverse of a specified bit with the carry flag and places the result in the carry flag. The specified bit can be located in a general register or memory. The bit number is specified by 3-bit immediate data. The operation is shown schematically below.


The value of the specified bit is not changed.

Instruction Formats and Number of Execution States

| Addressing mode | Mnem. | Operands | Instruction code |  |  |  |  |  |  |  | No. of states |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte |  | 2nd byte |  | 3rd byte |  | 4th byte |  |  |
| Register direct | BIAND | \#xx:3, Rd | 7 | 6 | 1. ${ }^{\text {I }} \mathrm{MM}^{\prime}$ | rd |  |  |  |  | 2 |
| Register indirect | BIAND | \#xx:3,@Rd | 7 | C | 01 rd | 0 | 7 | 6 | $1^{\text {' }} \mathrm{IMM}$ | 0 | 6 |
| Absolute address | BIAND | \#xx:3,@aa:8 | 7 | E | ab |  | 7 | 6 | 1. ${ }^{\text {I M }}$ | 0 | 6 |

[^5]
## Operation

$\neg(\langle$ Bit No. $\rangle$ of $\langle E A d\rangle) \rightarrow \mathrm{C}$

## Assembly-Language Format

BILD \#xx:3, <EAd>

## Operand Size

Byte

## Condition Code



I: Previous value remains unchanged.
H: Previous value remains unchanged.
N : Previous value remains unchanged.
Z: Previous value remains unchanged.
V: Previous value remains unchanged.
C: Loaded with the inverse of the specified bit.

## Description

This instruction loads the inverse of a specified bit into the carry flag. The specified bit can be located in a general register or memory. The bit number is specified by 3-bit immediate data. The operation is shown schematically below.


The value of the specified bit is not changed.

Instruction Formats and Number of Execution States

| Addressing mode | Mnem. | Operands | Instruction code |  |  |  |  |  |  |  | No. of states |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte |  | 2nd byte |  | 3rd byte |  | 4th byte |  |  |
| Register direct | BILD | \#xx:3, Rd | 7 | 7 | 1' IMM ${ }^{\text {I }}$ | rd |  |  |  |  | 2 |
| Register indirect | BILD | \#xx:3,@Rd | 7 | C | 01 rd | 0 | 7 | 7 | $1^{1}$ IMM | 0 | 6 |
| Absolute address | BILD | \#xx:3,@aa:8 | 7 | E | ab |  | 7 | 7 | 1, IMM | 0 | 6 |

[^6]Operation
$C \vee[\neg(<$ Bit No. $\rangle$ of $\langle E A d\rangle)] \rightarrow C$

## Assembly-Language Format

BIOR \#xx:3, <EAd>

## Operand Size

Byte

Condition Code


I: Previous value remains unchanged.
H : Previous value remains unchanged.
N : Previous value remains unchanged.
Z: Previous value remains unchanged.
V: Previous value remains unchanged.
C: ORed with the inverse of the specified bit.

## Description

This instruction ORs the inverse of a specified bit with the carry flag and places the result in the carry flag. The specified bit can be located in a general register or memory. The bit number is specified by 3-bit immediate data. The operation is shown schematically below.


The value of the specified bit is not changed.

Instruction Formats and Number of Execution States

| Addressing mode | Mnem. | Operands | Instruction code |  |  |  |  |  |  |  |  | No. of states |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte |  | 2nd byte |  | 3rd byte |  | 4th byte |  |  |  |
| Register direct | BIOR | \#xx:3, Rd | 7 | 4 | 1: IMM | rd |  |  |  |  |  | 2 |
| Register indirect | BIOR | \#xx:3,@Rd | 7 | C | 0) rd | 0 | 7 | 4 | $1!$ | IMM | 0 | 6 |
| Absolute address | BIOR | \#xx:3,@aa:8 | 7 | E | ab |  | 7 | 4 |  | IMM | 0 | 6 |

[^7]Operation
$\neg \mathrm{C} \rightarrow(<$ Bit No. $>$ of $\langle$ EAd $>)$

## Assembly-Language Format

BIST \#xx:3, <EAd>

## Operand Size

Byte

Condition Code


I: Previous value remains unchanged.
H : Previous value remains unchanged.
N : Previous value remains unchanged.
Z: Previous value remains unchanged.
V: Previous value remains unchanged.
C: Previous value remains unchanged.

## Description

This instruction stores the inverse of the carry flag to a specified bit location in a general register or memory. The bit number is specified by 3-bit immediate data. The operation is shown schematically below.


The values of the unspecified bits are not changed.

Instruction Formats and Number of Execution States

| Addressing mode | Mnem. | Operands | Instruction code |  |  |  |  |  |  |  | No. of states |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte |  | 2nd byte |  | 3rd byte |  | 4th byte |  |  |
| Register direct | BIST | \#xx:3, Rd | 6 | 7 | $1^{\prime}{ }^{\text {I }}$ IMM ${ }^{\prime}$ | rd |  |  |  |  | 2 |
| Register indirect | BIST | \#xx:3,@Rd | 7 | D | $0{ }^{1} \mathrm{rd}$ | 0 | 6 | 7 | $1^{1}$ I IMM | 0 | 8 |
| Absolute address | BIST | \#xx:3,@aa:8 | 7 | F | ab |  | 6 | 7 | $1{ }^{1}$ IMM ${ }^{\text {P }}$ | 0 | 8 |

[^8]
## Operation

$\mathrm{C} \oplus[\neg(\langle$ Bit No. $\rangle$ of $\langle\mathrm{EAd}\rangle)] \rightarrow \mathrm{C}$

## Assembly-Language Format

BIXOR \#xx:3, <EAd>

## Operand Size

Byte

## Condition Code



I: Previous value remains unchanged.
H : Previous value remains unchanged.
N : Previous value remains unchanged.
Z: Previous value remains unchanged.
V: Previous value remains unchanged.
C: Exclusive-ORed with the inverse of the specified bit.

## Description

This instruction exclusive-ORs the inverse of a specified bit with the carry flag and places the result in the carry flag. The specified bit can be located in a general register or memory. The bit number is specified by 3-bit immediate data. The operation is shown schematically below.


The value of the specified bit is not changed.

Instruction Formats and Number of Execution States

| Addressing mode | Mnem. | Operands | Instruction code |  |  |  |  |  |  |  |  | No. of states |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte |  | 2nd byte |  | 3rd byte |  | 4th byte |  |  |  |
| Register direct | BIXOR | \#xx:3, Rd | 7 | 5 | 11 IMM | rd |  |  |  |  |  | 2 |
| Register indirect | BIXOR | \#xx:3,@Rd | 7 | C | 0 rd | 0 | 7 | 5 | $1{ }^{1}$ | IMM | 0 | 6 |
| Absolute address | BIXOR | \#xx:3,@aa:8 | 7 | E | ab |  | 7 | 5 |  | IMM | 0 | 6 |

[^9]
## Operation

(<Bit No.> of $\langle$ EAd $\rangle$ ) $\rightarrow$ C

Assembly-Language Format
BLD \#xx:3, <EAd>

Operand Size
Byte

## Condition Code



I: Previous value remains unchanged.
H: Previous value remains unchanged.
N : Previous value remains unchanged.
Z: Previous value remains unchanged.
V: Previous value remains unchanged.
C: Loaded with the specified bit.

## Description

This instruction loads a specified bit into the carry flag. The specified bit can be located in a general register or memory. The bit number is specified by 3-bit immediate data. The operation is shown schematically below.


The value of the specified bit is not changed.

Instruction Formats and Number of Execution States

| Addressing mode | Mnem. | Operands | Instruction code |  |  |  |  |  |  |  | No. of states |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte |  | 2nd byte |  | 3rd byte |  | 4th byte |  |  |
| Register direct | BLD | \#xx:3, Rd | 7 | 7 | $0^{\prime} \mathrm{IMM}^{\prime}$ | rd |  |  |  |  | 2 |
| Register indirect | BLD | \#xx:3,@Rd | 7 | C | $0{ }^{\text {rd }}$ | 0 | 7 | 7 | $0^{\prime}$ IMM | 0 | 6 |
| Absolute address | BLD | \#xx:3,@aa:8 | 7 | E | ab |  | 7 | 7 | O' IMM | 0 | 6 |

[^10]
## Operation

ᄀ (<Bit No.> of <EAd>)
$\rightarrow(<$ Bit No. $>$ of $\langle$ EAd $\rangle)$

## Condition Code



## Assembly-Language Format

BNOT \#xx:3, <EAd>
BNOT Rn, 〈EAd>

I: Previous value remains unchanged.
H: Previous value remains unchanged.
N : Previous value remains unchanged.
Z: Previous value remains unchanged.
V: Previous value remains unchanged.
C: Previous value remains unchanged.

## Description

This instruction inverts a specified bit in a general register or memory location. The bit number is specified by 3-bit immediate data, or by the lower three-bits of a general register. The operation is shown schematically below.


The bit is not tested before being inverted. The condition code flags are not altered.

[^11]Instruction Formats and Number of Execution States

| Addressing mode | Mnem. | Operands | Instruction code |  |  |  |  |  |  |  | No. of states |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte |  | 2nd byte |  | 3rd byte |  | 4th byte |  |  |
| Register direct | BNOT | \#xx:3, Rd | 7 | 1 | Oi IMM | rd |  |  |  |  | 2 |
| Register indirect | BNOT | \#xx:3,@Rd | 7 | D | 0 rd | 0 | 7 | 1 | O' IMM | 0 | 8 |
| Absolute address | BNOT | \#xx:3,@aa:8 | 7 | F | ab |  | 7 | 1 | O' IMM | 0 | 8 |
| Register direct | BNOT | Rn, Rd | 6 | 1 | m | rd |  |  |  |  | 2 |
| Register indirect | BNOT | Rn, @Rd | 7 | D | 0) rd | 0 | 6 | 1 | rn | 0 | 8 |
| Absolute address | BNOT | Rn, @aa:8 | 7 | F | abs |  | 6 | 1 | m | 0 | 8 |

$\qquad$

## Operation

$\mathrm{C} \vee$ (<Bit No. $>$ of $\langle\mathrm{EAd}\rangle$ ) $\rightarrow \mathrm{C}$

## Assembly-Language Format

BOR \#xx:3, <EAd>

## Operand Size

Byte

## Condition Code



I: Previous value remains unchanged.
H: Previous value remains unchanged.
N : Previous value remains unchanged.
Z: Previous value remains unchanged.
V: Previous value remains unchanged.
C: ORed with the specified bit.

## Description

This instruction ORs a specified bit with the carry flag and places the result in the carry flag. The specified bit can be located in a general register or memory. The bit number is specified by 3-bit immediate data. The operation is shown schematically below.


The value of the specified bit is not changed.

Instruction Formats and Number of Execution States

| Addressing mode | Mnem. | Operands | Instruction code |  |  |  |  |  |  |  | No. of states |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte |  | 2nd byte |  | 3rd byte |  | 4th byte |  |  |
| Register direct | BOR | \#xx:3, Rd | 7 | 4 | 0' IMM | rd |  |  |  |  | 2 |
| Register indirect | BOR | \#xx:3,@Rd | 7 | C | 0 rd | 0 | 7 | 4 | O' IMM | 0 | 6 |
| Absolute address | BOR | \#xx:3,@aa:8 | 7 | E | ab |  | 7 | 4 | $\mathrm{O}_{1}^{\prime} \mathrm{IMM}{ }_{1}$ | 0 | 6 |

[^12]
## Operation

$1 \rightarrow$ (<Bit No.> of <EAd>)

## Assembly-Language Format

BSET \#xx:3,〈EAd>
BSET Rn,<EAd>

## Operand Size

Byte

## Condition Code



I: Previous value remains unchanged.
H: Previous value remains unchanged.
N : Previous value remains unchanged.
Z: Previous value remains unchanged.
V: Previous value remains unchanged.
C: Previous value remains unchanged.

## Description

This instruction sets a specified bit in the destination operand to 1 . The bit number can be specified by 3-bit immediate data, or by the lower three-bits of an 8 -bit general register. The destination operand can be located in a general register or memory.
The specified bit is not tested before being cleared. The condition code flags are not altered.


[^13]
## Instruction Formats and Number of Execution States

| Addressing mode | Mnem. | Operands | Instruction code |  |  |  |  |  |  |  | No. of states |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte |  | 2nd byte |  | 3rd byte |  | 4th byte |  |  |
| Register direct | BSET | \#xx:3, Rd | 7 | 0 | $0^{\prime} \mathrm{IMM}^{\prime}$ | rd |  |  |  |  | 2 |
| Register indirect | BSET | \#xx:3,@Rd | 7 | D | 0 rd | 0 | 7 | 0 | $0 \cdot \mathrm{IMM}$ | 0 | 8 |
| Absolute address | BSET | \#xx:3,@aa:8 | 7 | F | abs |  | 7 | 0 | O' IMM | 0 | 8 |
| Register direct | BSET | Rn, Rd | 6 | 0 | rn | rd |  |  |  |  | 2 |
| Register indirect | BSET | Rn, @Rd | 7 | D | 0 rd | 0 | 6 | 0 | rn | 0 | 8 |
| Absolute address | BSET | Rn, @aa:8 | 7 | F | abs |  | 6 | 0 | rn | 0 | 8 |

$\qquad$

Operation
PC $\rightarrow$ @-SP
$\mathrm{PC}+\mathrm{d}: 8 \rightarrow \mathrm{PC}$

## Assembly-Language Format

BSR d:8

Operand Size

Condition Code


I: Previous value remains unchanged.
H: Previous value remains unchanged.
N: Previous value remains unchanged.
Z: Previous value remains unchanged.
V: Previous value remains unchanged.
C: Previous value remains unchanged.

## Description

This instruction pushes the program counter (PC) value onto the stack, then adds a specified displacement to the program counter value and branches to the resulting address. The program counter value used is the address of the instruction following the BSR instruction.
The displacement is a signed 8 -bit value which must be even. The possible branching range is -126 to +128 bytes from the address of the BSR instruction.

## Instruction Formats and Number of Execution States

| Addressing <br> mode | Mnem. | Operands | Instruction code |  |  |  |  | No. of <br> states |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |
|  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte |  |  |
| PC-relative | BSR |  | 5 | 5 | disp |  |  | 6 |

Operation
C $\rightarrow$ (<Bit No. $>$ of $\langle$ EAd $\rangle)$

## Assembly-Language Format

BST \#xx:3, <EAd>

## Operand Size

Byte

## Condition Code



I: Previous value remains unchanged.
H: Previous value remains unchanged.
N : Previous value remains unchanged.
Z: Previous value remains unchanged.
V: Previous value remains unchanged.
C: Previous value remains unchanged.

## Description

This instruction stores the carry flag to a specified flag location in a general register or memory. The bit number is specified by 3 -bit immediate data. The operation is shown schematically below.


Instruction Formats and Number of Execution States

| Addressing mode | Mnem. | Operands | Instruction code |  |  |  |  |  |  |  |  | No. of states |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte |  | 2nd byte |  | 3rd byte |  | 4th byte |  |  |  |
| Register direct | BST | \#xx:3, Rd | 6 | 7 | O' IMM | rd |  |  |  |  |  | 2 |
| Register indirect | BST | \#xx:3,@Rd | 7 | D | 01 rd | 0 | 6 | 7 | 0 | IMM | 0 | 8 |
| Absolute address | BST | \#xx:3,@aa:8 | 7 | F | abs |  | 6 | 7 |  | IMM | 0 | 8 |

[^14]
## Operation

$\neg(\langle$ Bit No. $>$ of $\langle$ EAd $>) \rightarrow \mathrm{Z}$

## Assembly-Language Format

BTST \#xx:3,<EAd>
BTST Rn, <EAd>

## Operand Size

Byte

## Condition Code



I: Previous value remains unchanged.
H: Previous value remains unchanged.
N: Previous value remains unchanged.
Z: Set to 1 when the specified bit is zero; otherwise cleared to 0 .
V: Previous value remains unchanged.
C: Previous value remains unchanged.

## Description

This instruction tests a specified bit in a general register or memory location and sets or clears the Zero flag accordingly. The bit number can be specified by 3-bit immediate data, or by the lower three bits of an 8-bit general register. The operation is shown schematically below.


The value of the specified bit is not altered.

[^15]
## Instruction Formats and Number of Execution States

| Addressing mode | Mnem. | Operands | Instruction code |  |  |  |  |  |  |  | No. of states |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte |  | 2nd byte |  | 3rd byte |  | 4th byte |  |  |
| Register direct | BTST | \#xx:3, Rd | 7 | 3 | O! IMM | rd |  |  |  |  | 2 |
| Register indirect | BTST | \#xx:3,@Rd | 7 | C | 0 rd | 0 | 7 | 3 | $0 \cdot 1 \mathrm{ImM}$ | 0 | 6 |
| Absolute address | BTST | \#xx:3,@aa:8 | 7 | E | abs |  | 7 | 3 | Oi IMM | 0 | 6 |
| Register direct | BTST | Rn, Rd | 6 | 3 | m | rd |  |  |  |  | 2 |
| Register indirect | BTST | Rn, @Rd | 7 | C | 0 rd | 0 | 6 | 3 | rn | 0 | 6 |
| Absolute address | BTST | Rn, @aa:8 | 7 | E | ab |  | 6 | 3 | rn | 0 | 6 |

$\qquad$

Operation
$\mathrm{C} \oplus(<$ Bit No. $\rangle$ of $\langle\mathrm{EAd}\rangle) \rightarrow \mathrm{C}$

## Assembly-Language Format

BXOR \#xx:3, <EAd>

## Operand Size

Byte

Condition Code


I: Previous value remains unchanged.
H: Previous value remains unchanged.
N : Previous value remains unchanged.
Z: Previous value remains unchanged.
V: Previous value remains unchanged.
C: Exclusive-ORed with the specified bit.

## Description

This instruction exclusive-ORs a specified bit with the carry flag and places the result in the carry flag. The specified bit can be located in a general register or memory. The bit number is specified by 3-bit immediate data. The operation is shown schematically below.


The value of the specified bit is not changed.

Instruction Formats and Number of Execution States

| Addressing mode | Mnem. | Operands | Instruction code |  |  |  |  |  |  |  | No. of states |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte |  | 2nd byte |  | 3rd byte |  | 4th byte |  |  |
| Register direct | BXOR | \#xx:3, Rd | 7 | 5 | $0^{\prime} \mathrm{IMM}^{\prime}$ | rd |  |  |  |  | 2 |
| Register indirect | BXOR | \#xx:3,@Rd | 7 | C | 0 rd | 0 | 7 | 5 | O' IMM | 0 | 6 |
| Absolute address | BXOR | \#xx:3,@aa:8 | 7 | E | ab |  | 7 | 5 | O' IMM | 0 | 6 |

[^16]Operation
Rd - (EAs); set condition code

## Assembly-Language Format

CMP.B <EAs>, Rd

## Operand Size

Byte

## Condition Code



I: Previous value remains unchanged.
H: Set to 1 when there is a borrow from bit 3 ; otherwise cleared to 0 .

N : Set to 1 when the result is negative; otherwise cleared to 0 .
Z: Set to 1 when the result is zero; otherwise cleared to 0 .

V: Set to 1 when an overflow occurs; otherwise cleared to 0 .
C: Set to 1 when there is a borrow from bit 7; otherwise cleared to 0 .

## Description

This instruction subtracts an 8-bit source register or immediate data from an 8-bit destination register and sets the condition code flags according to the result. The destination register is not altered.

Instruction Formats and Number of Execution States

| Addressing mode | Mnem. | Operands | Instruction code |  |  |  |  |  | No. of states |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte |  | 2nd byte |  | 3 rd byte | 4th byte |  |
| Immediate | CMP.B | \#xx:8,Rd | A | rd |  |  |  |  | 2 |
| Register direct | CMP.B | Rs, Rd | 1 | C | rs | rd |  |  | 2 |

## Operation

Rd - Rs; set condition code

## Assembly-Language Format

CMP.W Rs, Rd

Operand Size
Word

## Condition Code



I: Previous value remains unchanged.
H: Set to 1 when there is a borrow from bit 11 ; otherwise cleared to 0 .

N : Set to 1 when the result is negative; otherwise cleared to 0 .

Z: Set to 1 when the result is zero; otherwise cleared to 0 .

V: Set to 1 when an overflow occurs; otherwise cleared to 0 .
C: Set to 1 when there is a borrow from bit 15 ; otherwise cleared to 0 .

## Description

This instruction subtracts a source register from a destination register and sets the condition code flags according to the result. The destination register is not altered.

Instruction Formats and Number of Execution States

| Addressing mode | Mnem. | Operands | Instruction code |  |  |  |  |  | No. of states |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte |  | 2nd byte |  | 3rd byte | 4th byte |  |
| Register direct | CMP.W | Rs, Rd | 1 | D | 0 irs | $0{ }^{1} \mathrm{rd}$ |  |  | 2 |

## Operation

Rd (decimal adjust) $\rightarrow \mathrm{Rd}$

## Assembly-Language Format

DAA Rd

## Operand Size

Byte

## Condition Code



I: Previous value remains unchanged.
H: Unpredictable.
N : Set to 1 when the adjusted result is negative; otherwise cleared to 0 .
Z : Set to 1 when the adjusted result is zero; otherwise cleared to 0 .
V: Unpredictable.
C: Set to 1 when there is a carry from bit 7; otherwise left unchanged.

## Description

When the result of an addition operation performed by the ADD.B or ADDX instruction on 4bit BCD data is contained in an 8-bit general register and the carry and half-carry flags, the DAA instruction adjusts the result by adding $\mathrm{H}^{\prime} 00, \mathrm{H}^{\prime} 06, \mathrm{H}^{\prime} 60$, or $\mathrm{H}^{\prime} 66$ to the general register according to the table below.
Valid results are not assured if this instruction is executed under conditions other than those stated above.

| Status before adjustment |  |  |  | Value added | Resulting C flag |
| :---: | :---: | :---: | :---: | :---: | :---: |
| C flag | Upper nibble | H flag | Lower nibble |  |  |
| 0 | 0-9 | 0 | 0-9 | H'00 | 0 |
| 0 | 0-8 | 0 | A - F | H'06 | 0 |
| 0 | 0-9 | 1 | 0-3 | H'06 | 0 |
| 0 | A - F | 0 | 0-9 | H'60 | 1 |
| 0 | $9-\mathrm{F}$ | 0 | A - F | H'66 | 1 |
| 0 | A - F | 1 | 0-3 | H'66 | 1 |
| 1 | 0-2 | 0 | 0-9 | H'60 | 1 |
| 1 | 0-2 | 0 | A - F | H'66 | 1 |
| 1 | 0-3 | 1 | 0-3 | H'66 | 1 |

## Instruction Formats and Number of Execution States

| Addressing mode | Mnem. | Operands | Instruction code |  |  |  |  |  | No. of states |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte |  | 2nd byte |  | 3rd byte | 4th byte |  |
| Register direct | DAA | Rd | 0 | F | 0 | rd |  |  | 2 |

$\qquad$

Operation
Rd (decimal adjust) $\rightarrow \mathrm{Rd}$

## Assembly-Language Format

DAS Rd

## Operand Size

Byte

## Condition Code



I: Previous value remains unchanged.
H: Unpredictable.
N : Set to 1 when the adjusted result is negative; otherwise cleared to 0 .
Z: Set to 1 when the adjusted result is zero; otherwise cleared to 0 .
V: Unpredictable.
C: Previous value remains unchanged.

## Description

When the result of a subtraction operation performed by the SUB.B, SUBX, or NEG instruction on 4-bit BCD data is contained in an 8-bit general register and the carry and halfcarry flags, the DAA instruction adjusts the result by adding H'00, H'FA, H'A0, or H'9A to the general register according to the table below.
Valid results are not assured if this instruction is executed under conditions other than those stated above.

| Status before adjustment |  |  |  | Value <br> added | Resulting <br> C flag |
| :---: | :---: | :---: | :---: | :---: | :---: |
| C flag | Upper nibble | H flag | Lower nibble |  |  |
| 0 | $0-9$ | 0 | $0-9$ | H'00 | 0 |
| 0 | $0-8$ | 1 | $6-$ F | H'FA | 0 |
| 1 | $7-$ F | 0 | $0-9$ | H'A0 | 1 |
| 1 | $6-$ F | 1 | $6-$ F | H'9A | 1 |

Instruction Formats and Number of Execution States

| Addressing <br> mode | Mnem. | Operands | Instruction code |  |  |  |  |  | No. of <br> states |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte |  |  |  |
| Register direct | DAS |  | 1 | F | 0 | rd |  |  | 2 |

$\qquad$

Operation
$\mathrm{Rd}-1 \rightarrow \mathrm{Rd}$

## Assembly-Language Format

DEC Rd

Operand Size
Byte

## Condition Code



I: Previous value remains unchanged.
H: Previous value remains unchanged.
N : Set to 1 when the result is negative; otherwise cleared to 0 .
Z : Set to 1 when the result is zero; otherwise cleared to 0 .
V: Set to 1 when an overflow occurs (the previous value in Rd was $\mathrm{H}^{\prime} 80$ ); otherwise cleared to 0 .

C : Previous value remains unchanged.

## Description

This instruction decrements an 8-bit general register and places the result in the general register.

Instruction Formats and Number of Execution States

| Addressing mode | Mnem. | Operands | Instruction code |  |  |  |  |  | No. of states |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte |  | 2nd byte |  | 3rd byte | 4th byte |  |
| Register direct | DEC | Rd | 1 | A | 0 | rd |  |  | 2 |

$\qquad$

## Operation

$\mathrm{Rd} \div \mathrm{Rs} \rightarrow \mathrm{Rd}$

## Assembly-Language Format

DIVXU Rs, Rd

## Operand Size

Byte

## Condition Code



I: Previous value remains unchanged.
H: Previous value remains unchanged.
N: Set to 1 when the divisor is negative; otherwise cleared to 0 .
Z: Cleared to 0 when divisor $\neq 0$; otherwise not guaranteed.
V: Previous value remains unchanged.
C: Previous value remains unchanged.

## Description

This instruction divides a 16 -bit general register by an 8-bit general register and places the result in the 16 -bit general register. The quotient is placed in the lower byte. The remainder is placed in the upper byte. The operation is shown schematically below.


Valid results ( $\mathrm{Rd}, \mathrm{N}, \mathrm{Z}$ ) are not assured if division by zero is attempted or an overflow occurs. Division by zero is indicated in the Zero flag. Overflow can be avoided by the coding shown on the next page.

Instruction Formats and Number of Execution States

| Addressing mode | Mnem. | Operands | Instruction code |  |  |  |  |  | No. of states |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte |  | 2nd byte |  | 3rd byte | 4th byte |  |
| Register direct | DIVXU | Rs, Rd | 5 | 1 |  | 0 rd |  |  | 14 |

## Note: DIVXU Overflow

Since the DIVXU instruction performs 16 -bit $\div 8$-bit $\rightarrow 8$-bit division, an overflow will occur if the divisor byte is equal to or less than the upper byte of the dividend. For example, H'FFFF $\div$ H'01 $^{\prime} \rightarrow$ H'FFFF causes an overflow. (The quotient has more than 8 bits.)
Overflows can be avoided by using a subprogram like the following. A work register is required.

```
To perform
DIVXU ROL, RI:
    MOV.B #H'OO, R2H
    CMP.B ROL, R1H
    BCC L1
    DIVXU ROL, R1
    MOV.B R1L, R2L
    BRA L2
L1 MOV.B R1H, R2L
    DIVXU ROL, R2
    MOV.B R2H, R1H
    DIVXU ROL, RI
    MOV.B R2L, R2H
    MOV.B R1L, R2L
L2 RTS
DIVXU ROL, RI
MOV.B R2L, R2H
MOV.B R1L, R2L


\section*{Operation}
if \(\mathrm{R} 4 \mathrm{~L} \neq 0\) then
repeat @R5+ \(\rightarrow\) @R6+
R4L-1 \(\rightarrow\) R4L

\section*{Condition Code}


I: Previous value remains unchanged.
H: Previous value remains unchanged.
N : Previous value remains unchanged.
Z: Previous value remains unchanged.
V: Previous value remains unchanged.
C: Previous value remains unchanged.

\section*{Operand Size}

\section*{Description}

This instruction moves a block of data from the memory location specified in general register R5 to the memory location specified in general register R6. General register R4L gives the byte length of the block.
Data are transferred a byte at a time. After each byte transfer, R5 and R6 are incremented and R 4 L is decremented. When R 4 L reaches 0 , the transfer ends and the next instruction is executed. No interrupt requests are accepted during the data transfer.
At the end of this instruction, R4L contains H'00. R5 and R6 contain the last transfer address +1 .

The memory locations specified by general registers R5 and R6 are read before the block transfer is performed.

Instruction Formats and Number of Execution States
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Addressing mode} & \multirow{2}{*}{Mnem.} & \multirow{2}{*}{Operands} & \multicolumn{8}{|c|}{Instruction code} & \multirow[t]{2}{*}{No. of states} \\
\hline & & & \multicolumn{2}{|l|}{1st byte} & \multicolumn{2}{|l|}{2nd byte} & \multicolumn{2}{|l|}{3rd byte} & \multicolumn{2}{|l|}{4th byte} & \\
\hline - & EEPMOV & & 7 & B & 5 & C & 5 & 9 & 8 & F & \(9+4 n^{*}\) \\
\hline
\end{tabular}

\footnotetext{
* n is the initial value in \(\mathrm{R} 4 \mathrm{~L}(0 \leq \mathrm{n} \leq 255)\). Although n bytes of data are transferred, memory is accessed \(2(n+1)\) times, requiring \(4(n+1)\) states.
}

Operation
\(\mathrm{Rd}+1 \rightarrow \mathrm{Rd}\)

\section*{Assembly-Language Format}

INC Rd

\section*{Operand Size}

Byte

\section*{Condition Code}


I: Previous value remains unchanged.
H: Previous value remains unchanged.
N : Set to 1 when the result is negative; otherwise cleared to 0 .
Z: Set to 1 when the result is zero; otherwise cleared to 0 .
V: Set to 1 when an overflow occurs (the previous value in Rd was \(\mathrm{H}^{\prime} 7 \mathrm{~F}\) ); otherwise cleared to 0 .
C: Previous value remains unchanged.

\section*{Description}

This instruction increments an 8-bit general register and places the result in the general register.

\section*{Instruction Formats and Number of Execution States}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Addressing mode} & \multirow{2}{*}{Mnem.} & \multirow{2}{*}{Operands} & \multicolumn{6}{|c|}{Instruction code} & \multirow[t]{2}{*}{No. of states} \\
\hline & & & \multicolumn{2}{|l|}{1st byte} & \multicolumn{2}{|l|}{2nd byte} & 3rd byte & 4th byte & \\
\hline Register direct & INC & Rd & 0 & A & 0 & rd & & & 2 \\
\hline
\end{tabular}
\(\qquad\)

Operation
(EAd) \(\rightarrow\) PC

\section*{Assembly-Language Format}

JMP <EA>

\section*{Operand Size}

Condition Code


I: Previous value remains unchanged.
H: Previous value remains unchanged.
N : Previous value remains unchanged.
Z: Previous value remains unchanged.
V: Previous value remains unchanged.
C: Previous value remains unchanged.

\section*{Description}

This instruction branches unconditionally to a specified destination address.
The destination address must be even.

\section*{Instruction Formats and Number of Execution States}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Addressing mode} & \multirow{2}{*}{Mnem.} & \multirow{2}{*}{Operands} & \multicolumn{6}{|c|}{Instruction code} & \multirow{2}{*}{No. of states} \\
\hline & & & \multicolumn{2}{|l|}{1st byte} & \multicolumn{2}{|l|}{2nd byte} & 3rd byte & 4th byte & \\
\hline Register indirect & JMP & @Rn & 5 & 9 & 0 rn & 0 & & & 4 \\
\hline Absolute address & JMP & @aa:16 & 5 & A & 0 & 0 & & s. & 6 \\
\hline Memory indirect & JMP & @@aa:8 & 5 & B & ab & & & & 8 \\
\hline
\end{tabular}

\section*{Operation}

PC \(\rightarrow\) @-SP
(EAd) \(\rightarrow\) PC

Assembly-Language Format
JSR <EA>

Operand Size

\section*{Condition Code}


I: Previous value remains unchanged.
H : Previous value remains unchanged.
N : Previous value remains unchanged.
Z: Previous value remains unchanged.
V: Previous value remains unchanged.
C: Previous value remains unchanged.

\section*{Description}

This instruction pushes the program counter onto the stack, then branches to a specified destination address. The program counter value pushed on the stack is the address of the instruction following the JSR instruction. The destination address must be even.

Instruction Formats and Number of Execution States
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Addressing mode} & \multirow{2}{*}{Mnem.} & \multirow{2}{*}{Operands} & \multicolumn{6}{|c|}{Instruction code} & \multirow{2}{*}{No. of states} \\
\hline & & & \multicolumn{2}{|l|}{1st byte} & \multicolumn{2}{|l|}{2nd byte} & 3rd byte & 4th byte & \\
\hline Register indirect & JSR & @Rn & 5 & D & 0 rn & 0 & & & 6 \\
\hline Absolute address & JSR & @aa:16 & 5 & E & 0 & 0 & & bs. & 8 \\
\hline Memory indirect & JSR & @@aa:8 & 5 & F & ab & & & & 8 \\
\hline
\end{tabular}

\section*{Operation}
(EAs) \(\rightarrow\) CCR

\section*{Assembly-Language Format}

LDC <EAs>, CCR

\section*{Operand Size}

Byte

\section*{Condition Code}


I: Loaded from the source operand.
H: Loaded from the source operand.
N : Loaded from the source operand.
Z: Loaded from the source operand.
V: Loaded from the source operand.
C: Loaded from the source operand.

\section*{Description}

This instruction loads the source operand contents into the condition code register (CCR). Bits 4 and 6 are loaded as well as the flag bits.
No interrupt requests are accepted immediately after this instruction. All interrupts are deferred until after the next instruction.

Instruction Formats and Number of Execution States
\begin{tabular}{|l|c|l|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{l} 
Addressing \\
mode
\end{tabular}} & \multirow{3}{*}{ Mnem. } & \multirow{3}{|c|}{ Operands } & \multicolumn{5}{|c|}{ Instruction code } & \begin{tabular}{c} 
No. of \\
states
\end{tabular} \\
\cline { 4 - 11 } & & & 1st byte & 2nd byte & 3rd byte & 4th byte & \\
\hline Immediate & LDC & \#xx:8, CCR & 0 & 7 & IMM & & & 2 \\
\hline Register direct & LDC & Rs, CCR & 0 & 3 & 0 & rs & & & 2 \\
\hline
\end{tabular}

\section*{Operation}

Rs \(\rightarrow \mathrm{Rd}\)

\section*{Assembly-Language Format}

MOV.B Rs, Rd

\section*{Operand Size}

Byte

\section*{Condition Code}


I: Previous value remains unchanged.
H : Previous value remains unchanged.
N : Set to 1 when the data value is negative; otherwise cleared to 0 .
Z: Set to 1 when the data value is zero; otherwise cleared to 0 .

V: Cleared to 0.
C: Previous value remains unchanged.

\section*{Description}

This instruction moves one byte of data from a source register to a destination register and sets condition code flags according to the data value.

Instruction Formats and Number of Execution States
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Addressing mode} & \multirow{2}{*}{Mnem.} & \multirow{2}{*}{Operands} & \multicolumn{6}{|c|}{Instruction code} & \multirow[b]{2}{*}{No. of states} \\
\hline & & & \multicolumn{2}{|l|}{1st byte} & \multicolumn{2}{|l|}{2nd byte} & 3rd byte & 4th byte & \\
\hline Register direct & MOV.B & Rs, Rd & 0 & C & rs & rd & & & 2 \\
\hline
\end{tabular}

Operation
\(\mathrm{Rs} \rightarrow \mathrm{Rd}\)

\section*{Assembly-Language Format}

MOV.W Rs, Rd

\section*{Operand Size}

Word

\section*{Condition Code}


I: Previous value remains unchanged.
H: Previous value remains unchanged.
N : Set to 1 when the data value is negative; otherwise cleared to 0 .
Z: Set to 1 when the data value is zero; otherwise cleared to 0 .
V: Cleared to 0.
C: Previous value remains unchanged.

\section*{Description}

This instruction moves one word of data from a source register to a destination register and sets condition code flags according to the data value.

Instruction Formats and Number of Execution States
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Addressing mode} & \multirow{2}{*}{Mnem.} & \multirow{2}{*}{Operands} & \multicolumn{6}{|c|}{Instruction code} & \multirow[b]{2}{*}{No. of states} \\
\hline & & & \multicolumn{2}{|l|}{1st byte} & \multicolumn{2}{|l|}{2nd byte} & 3rd byte & 4th byte & \\
\hline Register direct & MOV.W & Rs, Rd & 0 & D & 0 rs & 0 rd & & & 2 \\
\hline
\end{tabular}
\(\qquad\)

\section*{Operation}
(EAs) \(\rightarrow \mathrm{Rd}\)

\section*{Assembly-Language Format}

MOV.B <EAs>, Rd

\section*{Operand Size}

Byte

\section*{Condition Code}
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\multicolumn{1}{c}{} & \multicolumn{3}{c}{H} & \multicolumn{4}{c}{N} \\
\multicolumn{1}{c}{Z} & V & \multicolumn{1}{c}{C} \\
\hline- & - & - & - & \(\hat{\imath}\) & \(\hat{\imath}\) & 0 & - \\
\hline
\end{tabular}

I: Previous value remains unchanged.
H: Previous value remains unchanged.
N : Set to 1 when the data value is negative; otherwise cleared to 0 .
Z: Set to 1 when the data value is zero; otherwise cleared to 0 .
V: Cleared to 0.
C: Previous value remains unchanged.

\section*{Description}

This instruction moves one byte of data from a source operand to a destination register and sets condition code flags according to the data value.
The MOV.B @R7+, Rd instruction should never be used, because it leaves an odd value in the stack pointer. See section 3.2.3 for details.

\section*{Instruction Formats and Number of Execution States}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Addressing mode} & \multirow{2}{*}{Mnem.} & \multirow{2}{*}{Operands} & \multicolumn{6}{|c|}{Instruction code} & \multirow[b]{2}{*}{No. of states} \\
\hline & & & \multicolumn{2}{|l|}{1st byte} & 2nd & & 3 rd byte & 4th byte & \\
\hline Immediate & MOV.B & \#xx:8, Rd & F & rd & \multicolumn{2}{|r|}{IMM} & & & 2 \\
\hline Register indirect & MOV.B & @RS, Rd & 6 & 8 & 0 rs & rd & & & 4 \\
\hline Register indirect with displacement & MOV.B & @(d:16,Rs),Rd & 6 & E & 0 rs & rd & \multicolumn{2}{|r|}{disp.} & 6 \\
\hline Register indirect with post-increment & MOV.B & @Rs+, Rd & 6 & C & 0 'rs & rd & & & 6 \\
\hline Absolute address & MOV.B & @aa:8, Rd & 2 & rd & \multicolumn{2}{|l|}{abs} & & & 4 \\
\hline Absolute address & MOV.B & @aa:16, Rd & 6 & A & 0 & rd & & abs. & 6 \\
\hline
\end{tabular}
\(\qquad\)

\section*{Operation}
(EAs) \(\rightarrow\) Rd

\section*{Assembly-Language Format}

MOV.W <EAs>, Rd

\section*{Operand Size}

Word

\section*{Condition Code}


I: Previous value remains unchanged.
H : Previous value remains unchanged.
N : Set to 1 when the data value is negative; otherwise cleared to 0 .
Z: Set to 1 when the data value is zero; otherwise cleared to 0 .
V: Cleared to 0.
C: Previous value remains unchanged.

\section*{Description}

This instruction moves one word of data from a source operand to a destination register and sets condition code flags according to the data value.
If the source operand is in memory, it must be located at an even address.
MOV.W @R7+, Rd is identical in machine language to POP.W Rd.
Note that the LSIs in the H8/300L Series contain on-chip peripheral modules for which access in word size is not possible. Details are given in the applicable hardware manual.

Instruction Formats and Number of Execution States
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Addressing mode} & \multirow{2}{*}{Mnem.} & \multirow{2}{*}{Operands} & \multicolumn{6}{|c|}{Instruction code} & \multirow[b]{2}{*}{No. of states} \\
\hline & & & \multicolumn{2}{|l|}{1st byte} & 2nd b & byte & 3rd byte & 4th byte & \\
\hline Immediate & MOV.W & \#xx:16, Rd & 7 & 9 & \(0 \quad 0\) & ird & \multicolumn{2}{|r|}{IMM} & 4 \\
\hline Register indirect & MOV.W & @RS, Rd & 6 & 9 & 0 rs 0 & 'rd & & & 4 \\
\hline Register indirect with displacement & MOV.W & @(d:16,Rs),Rd & 6 & F & 0 rs 0 & & \multicolumn{2}{|r|}{disp.} & 6 \\
\hline Register indirect with post-increment & MOV.W & @Rs+, Rd & 6 & D & 0 rs 0 & & & & 6 \\
\hline Absolute address & MOV.W & @aa:16, Rd & 6 & B & \(0 \quad 1\) & ! rd & \multicolumn{2}{|r|}{abs.} & 6 \\
\hline
\end{tabular}

Operation
\(\mathrm{Rs} \rightarrow\) (EAd)

\section*{Assembly-Language Format}

MOV.B Rs, <EAd>

\section*{Operand Size}

Byte

Condition Code


I: Previous value remains unchanged.
H: Previous value remains unchanged.
N : Set to 1 when the data value is negative; otherwise cleared to 0 .
Z: Set to 1 when the data value is zero; otherwise cleared to 0 .
V: Cleared to 0.
C: Previous value remains unchanged.

\section*{Description}

This instruction moves one byte of data from a source register to memory and sets condition code flags according to the data value.
The MOV.B Rs, @-R7 instruction should never be used, because it leaves an odd value in the stack pointer. See section 3.2.3 for details.
The instruction MOV.B RnH, @-Rn or MOV.B RnL, @-Rn decrements register Rn, then moves the upper or lower byte of the decremented result to memory.

\section*{Instruction Formats and Number of Execution States}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Addressing mode} & \multirow{2}{*}{Mnem.} & \multirow{2}{*}{Operands} & \multicolumn{6}{|c|}{Instruction code} & \multirow[b]{2}{*}{No. of states} \\
\hline & & & \multicolumn{2}{|l|}{1st byte} & \multicolumn{2}{|l|}{2nd byte} & 3rd byte & 4th byte & \\
\hline Register indirect & MOV.B & Rs, @Rd & 6 & 8 & 1 rd & rs & & & 4 \\
\hline Register indirect with displacement & MOV.B & Rs, @(d:16,Rd) & 6 & E & 1 rd & rs & & isp. & 6 \\
\hline Register indirect with pre-decrement & MOV.B & Rs, @-Rd & 6 & C & 1 rd & rs & & & 6 \\
\hline Absolute address & MOV.B & Rs,@aa:8 & 3 & rs & ab & & & & 4 \\
\hline Absolute address & MOV.B & Rs,@aa:16 & 6 & A & 8 & rs & & bs. & 6 \\
\hline
\end{tabular}

Operation
Rs \(\rightarrow\) (EAd)

\section*{Assembly-Language Format}

MOV.W Rs, 〈EAd>

\section*{Operand Size}

Word

Condition Code


I: Previous value remains unchanged.
H: Previous value remains unchanged.
N : Set to 1 when the data value is negative; otherwise cleared to 0 .
Z: Set to 1 when the data value is zero; otherwise cleared to 0 .
V: Cleared to 0.
C: Previous value remains unchanged.

\section*{Description}

This instruction moves one word of data from a general register to memory and sets condition code flags according to the data value.
The destination address in memory must be even.
MOV.W Rs, @-R7 is identical in machine language to PUSH.W Rs.
The instruction MOV.W Rn, @-Rn decrements register Rn by 2, then moves the decremented result to memory.
Note that the LSIs in the H8/300L Series contain on-chip peripheral modules for which access in word size is not possible. Details are given in the applicable hardware manual.

\section*{Instruction Formats and Number of Execution States}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Addressing mode} & \multirow{2}{*}{Mnem.} & \multirow{2}{*}{Operands} & \multicolumn{6}{|c|}{Instruction code} & \multirow[b]{2}{*}{No. of states} \\
\hline & & & \multicolumn{2}{|l|}{1st byte} & 2nd b & byte & 3rd byte & 4th byte & \\
\hline Register indirect & MOV.W & Rs, @Rd & 6 & 9 & 1 rd 0 & rs & & & 4 \\
\hline Register indirect with displacement & MOV.W & Rs, @(d:16, Rd) & 6 & F & 1 rd & & & sp. & 6 \\
\hline Register indirect with pre-decrement & MOV.W & Rs, @-Rd & 6 & D & 1 rd 0 & & & & 6 \\
\hline Absolute address & MOV.W & Rs, @aa:16 & 6 & B & 8 & 0 rs & & s. & 6 \\
\hline
\end{tabular}

Operation
\(\mathrm{Rd} \times \mathrm{Rs} \rightarrow \mathrm{Rd}\)

\section*{Assembly-Language Format}

MULXU Rs, Rd

\section*{Operand Size}

Byte

Condition Code


I: Previous value remains unchanged.
H: Previous value remains unchanged.
N : Previous value remains unchanged.
Z: Previous value remains unchanged.
V: Previous value remains unchanged.
C: Previous value remains unchanged.

\section*{Description}

This instruction performs 8 -bit \(\times 8\)-bit \(\rightarrow 16\)-bit multiplication. It multiplies a destination register by a source register and places the result in the destination register. The source register is an 8 -bit register. The destination register is a 16 -bit register containing the data to be multiplied in the lower byte. (The upper byte is ignored). The result is placed in both bytes of the destination register. The operation is shown schematically below.


The multiplier can occupy either the upper or lower byte of the source register.

Instruction Formats and Number of Execution States
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Addressing mode} & \multirow{2}{*}{Mnem.} & \multirow{2}{*}{Operands} & \multicolumn{7}{|c|}{Instruction code} & \multirow[t]{2}{*}{No. of states} \\
\hline & & & \multicolumn{2}{|l|}{1st byte} & \multicolumn{3}{|l|}{2nd byte} & 3 rd byte & 4th byte & \\
\hline Register direct & MULXU & Rs, Rd & 5 & 0 & & 0 & rd & & & 14 \\
\hline
\end{tabular}

\section*{Operation}
\(0-\mathrm{Rd} \rightarrow \mathrm{Rd}\)

\section*{Assembly-Language Format}

NEG Rd

\section*{Operand Size}

Byte

\section*{Condition Code}


I: Previous value remains unchanged.
H: Set to 1 when there is a borrow from bit 3 ; otherwise cleared to 0 .

N : Set to 1 when the result is negative; otherwise cleared to 0 .
Z: Set to 1 when the result is zero; otherwise cleared to 0 .

V: Set to 1 when an overflow occurs (the previous contents of the destination register was \(\mathrm{H}^{\prime} 80\) ); otherwise cleared to 0.

C: Set to 1 when there is a borrow from bit 7 (the previous contents of the destination register was not \(\mathrm{H}^{\prime} 00\) ); otherwise cleared to 0 .

\section*{Description}

This instruction replaces the contents of an 8-bit general register with its two's complement (subtracts the register contents from \(\mathrm{H}^{\prime} 00\) ).
If the original contents of the destination register was \(\mathrm{H}^{\prime} 80\), the register value remains \(\mathrm{H}^{\prime} 80\) and the overflow flag is set.

\section*{Instruction Formats and Number of Execution States}
\begin{tabular}{|l|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{l} 
Addressing \\
mode
\end{tabular}} & \multirow{9}{|c|}{ Mnem. } & Operands & \multicolumn{6}{|c|}{\begin{tabular}{c} 
No. of \\
states
\end{tabular}} \\
\cline { 4 - 12 } & & & 1st byte & 2nd byte & 3rd byte & 4th byte & \\
\hline Register direct & NEG & Rd & 1 & 7 & 8 & rd & & & 2 \\
\hline
\end{tabular}
\(\qquad\)

\section*{Operation}
\(\mathrm{PC}+2 \rightarrow \mathrm{PC}\)

\section*{Assembly-Language Format}

NOP

Operand Size

\section*{Condition Code}


I: Previous value remains unchanged.
H : Previous value remains unchanged.
N: Previous value remains unchanged.
Z: Previous value remains unchanged.
V: Previous value remains unchanged.
C: Previous value remains unchanged.

\section*{Description}

This instruction only increments the program counter, causing the next instruction to be executed. The internal state of the CPU does not change.

Instruction Formats and Number of Execution States
\begin{tabular}{|c|l|l|l|l|l|r|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{l} 
Addressing \\
mode
\end{tabular}} & \multirow{2}{*}{ Mnem. } & \multirow{7}{*|}{ Operands } & \multicolumn{6}{|c|}{ Instruction code } & \multirow{2}{*}{\begin{tabular}{l} 
No. of \\
states
\end{tabular}} \\
\cline { 4 - 11 } & & & 1st byte & 2nd byte & 3rd byte & 4th byte & \\
\hline- & NOP & & 0 & 0 & 0 & 0 & & & 2 \\
\hline
\end{tabular}
\(\qquad\)

\section*{Operation}
\(\neg \mathrm{Rd} \rightarrow \mathrm{Rd}\)

\section*{Assembly-Language Format}

NOT Rd

\section*{Operand Size}

Byte

\section*{Condition Code}


I: Previous value remains unchanged.
H : Previous value remains unchanged.
N : Set to 1 when the result is negative; otherwise cleared to 0 .

Z: Set to 1 when the result is zero; otherwise cleared to 0 .
V: Cleared to 0 .
C: Previous value remains unchanged.

\section*{Description}

This instruction replaces the contents of an 8-bit general register with its one's complement (subtracts the register contents from H'FF).

\section*{Instruction Formats and Number of Execution States}
\begin{tabular}{|l|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{l} 
Addressing \\
mode
\end{tabular}} & \multirow{3}{*}{ Mnem. } & \multirow{7}{|c|}{ Operands } & \multicolumn{6}{|c|}{\begin{tabular}{c} 
No. of \\
states
\end{tabular}} \\
\cline { 4 - 11 } & & & 1st byte & 2nd byte & 3rd byte & 4th byte & \\
\hline Register direct & NOT & Rd & 1 & 7 & 0 & rd & & \\
\hline
\end{tabular}
\(\qquad\)

\section*{Operation}
\(\mathrm{Rd} \vee\) (EAs) \(\rightarrow \mathrm{Rd}\)

\section*{Assembly-Language Format}

OR <EAs>, Rd

Operand Size
Byte

\section*{Condition Code}


I: Previous value remains unchanged.
H: Previous value remains unchanged.
N : Set to 1 when the result is negative; otherwise cleared to 0 .
Z: Set to 1 when the result is zero; otherwise cleared to 0 .
V: Cleared to 0.
C: Previous value remains unchanged.

\section*{Description}

This instruction ORs the source operand with the contents of an 8-bit general register and places the result in the general register.

\section*{Instruction Formats and Number of Execution States}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Addressing mode} & \multirow{2}{*}{Mnem.} & \multirow{2}{*}{Operands} & \multicolumn{6}{|c|}{Instruction code} & \multirow[t]{2}{*}{No. of states} \\
\hline & & & \multicolumn{2}{|l|}{1st byte} & \multicolumn{2}{|l|}{2nd byte} & 3rd byte & 4th byte & \\
\hline Immediate & OR & \#xx:8, Rd & C & rd & & & & & 2 \\
\hline Register direct & OR & Rs, Rd & 1 & 4 & rs & rd & & & 2 \\
\hline
\end{tabular}
\(\qquad\)

Operation
CCR \(\vee\) \#IMM \(\rightarrow\) CCR

\section*{Assembly-Language Format}

ORC \#xx:8, CCR

\section*{Operand Size}

Byte

Condition Code


I: ORed with bit 7 of the immediate data.
H : ORed with bit 5 of the immediate data.
N : ORed with bit 3 of the immediate data.
Z: ORed with bit 2 of the immediate data.
V: ORed with bit 1 of the immediate data.
C: ORed with bit 0 of the immediate data.

\section*{Description}

This instruction ORs the condition code register (CCR) with immediate data and places the result in the condition code register. Bits 6 and 4 are ORed as well as the flag bits. No interrupt requests are accepted immediately after this instruction. All interrupts are deferred until after the next instruction.

\section*{Instruction Formats and Number of Execution States}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Addressing mode} & \multirow{2}{*}{Mnem.} & \multirow{2}{*}{Operands} & \multicolumn{5}{|c|}{Instruction code} & \multirow[t]{2}{*}{No. of states} \\
\hline & & & \multicolumn{2}{|l|}{1st byte} & 2nd byte & 3rd byte & 4th byte & \\
\hline Immediate & ORC & \#xx:8, CCR & 0 & 4 & IMM & & & 2 \\
\hline
\end{tabular}
\(\qquad\)

\section*{Operation}
\(@ \mathrm{SP}+\rightarrow \mathrm{Rn}\)

\section*{Assembly-Language Format}

POP Rn

Operand Size
Word

\section*{Condition Code}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\multicolumn{1}{c}{} & \multicolumn{3}{c}{H} & \multicolumn{4}{c}{N} \\
I & C & V & \multicolumn{1}{c}{} \\
\hline- & - & - & - & \(\hat{\imath}\) & \(\hat{\imath}\) & 0 & - \\
\hline
\end{tabular}

I: Previous value remains unchanged.
H: Previous value remains unchanged.
N : Set to 1 when the data value is negative; otherwise cleared to 0 .
Z : Set to 1 when the data value is zero; otherwise cleared to 0 .
V: Cleared to 0.
C: Previous value remains unchanged.

\section*{Description}

This instruction pops data from the stack to a 16-bit general register and sets condition code flags according to the data value.
POP.W Rn is identical in machine language to MOV.W @ \(\mathrm{SP}+\), Rn.

Instruction Formats and Number of Execution States
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{l} 
Addressing \\
mode
\end{tabular}} & \multirow{2}{*}{ Mnem. } & \multirow{6}{*|}{ Operands } & \multicolumn{6}{|c|}{ Instruction code } \\
\multirow{2}{*}{\begin{tabular}{c} 
No. of \\
states
\end{tabular}} \\
\cline { 4 - 11 } & & & 1st byte & 2nd byte & 3rd byte & 4th byte & \\
\hline- & POP & Rd & 6 & D & 7 & rn & & \\
\hline
\end{tabular}
\(\qquad\)

Operation
\(\mathrm{Rn} \rightarrow\) @-SP

\section*{Assembly-Language Format}

PUSH Rn

\section*{Operand Size}

Word

\section*{Condition Code}


I: Previous value remains unchanged.
H: Previous value remains unchanged.
N : Set to 1 when the data value is negative; otherwise cleared to 0 .
Z: Set to 1 when the data value is zero; otherwise cleared to 0 .
V: Cleared to 0.
C: Previous value remains unchanged.

\section*{Description}

This instruction pushes data from a 16-bit general register onto the stack and sets condition code flags according to the data value.
PUSH.W Rn is identical in machine language to MOV.W Rn, @-SP.

Instruction Formats and Number of Execution States
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Addressing mode} & \multirow{2}{*}{Mnem.} & \multirow{2}{*}{Operands} & \multicolumn{6}{|c|}{Instruction code} & \multirow{2}{*}{No. of states} \\
\hline & & & \multicolumn{2}{|l|}{1st byte} & \multicolumn{2}{|l|}{2nd byte} & 3rd byte & 4th byte & \\
\hline - & PUSH & Rs & 6 & D & F & 0 rn & & & 6 \\
\hline
\end{tabular}
\(\qquad\)

\section*{Operation}

Rd (rotated left) \(\rightarrow \mathrm{Rd}\)

\section*{Assembly-Language Format}

ROTL Rd

\section*{Operand Size}

Byte

\section*{Condition Code}
\begin{tabular}{|l|c|c|c|c|c|c|c|}
\multicolumn{1}{c}{ I } & \multicolumn{2}{c}{H} & \multicolumn{3}{c}{N} & Z & V \\
\multicolumn{1}{c}{C} \\
\hline- & - & - & - & \(\hat{\imath}\) & \(\hat{\imath}\) & 0 & \(\hat{\imath}\) \\
\hline
\end{tabular}

I: Previous value remains unchanged.
H : Previous value remains unchanged.
N : Set to 1 when the result is negative; otherwise cleared to 0 .
Z: Set to 1 when the result is zero; otherwise cleared to 0 .

V: Cleared to 0 .
C: Receives the previous value in bit 7.

\section*{Description}

This instruction rotates an 8-bit general register one bit to the left. The most significant bit is rotated to the least significant bit, and also copied to the carry flag.

The operation is shown schematically below.


Instruction Formats and Number of Execution States
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Addressing mode} & \multirow{2}{*}{Mnem.} & \multirow{2}{*}{Operands} & \multicolumn{6}{|c|}{Instruction code} & \multirow[t]{2}{*}{No. of states} \\
\hline & & & \multicolumn{2}{|l|}{1st byte} & \multicolumn{2}{|l|}{2nd byte} & 3rd byte & 4th byte & \\
\hline Register direct & ROTL & Rd & 1 & 2 & 8 & rd & & & 2 \\
\hline
\end{tabular}

\section*{Operation}

Rd (rotated right) \(\rightarrow \mathrm{Rd}\)

Assembly-Language Format
ROTR Rd

\section*{Operand Size}

Byte

\section*{Condition Code}


I: Previous value remains unchanged.
H: Previous value remains unchanged.
N: Set to 1 when the result is negative; otherwise cleared to 0 .

Z: Set to 1 when the result is zero; otherwise cleared to 0 .
V: Cleared to 0 .
C: Receives the previous value in bit 0 .

\section*{Description}

This instruction rotates an 8 -bit general register one bit to the right. The least significant bit is rotated to the most significant bit, and also copied to the carry flag.

The operation is shown schematically below.


Instruction Formats and Number of Execution States
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{l} 
Addressing \\
mode
\end{tabular}} & \multirow{6}{|c|}{ Mnem. } & \multirow{5}{|c|}{ Operands } & \multicolumn{5}{|c|}{ Instruction code } & \multirow{2}{*}{\begin{tabular}{l} 
No. of \\
states
\end{tabular}} \\
\cline { 4 - 9 } & & & 1st byte & 2nd byte & 3rd byte & 4th byte & \\
\hline Register direct & ROTR & Rd & 1 & 3 & 8 & rd & & \\
\hline
\end{tabular}

Operation
Rd (rotated with carry left) \(\rightarrow \mathrm{Rd}\)

\section*{Assembly-Language Format}

ROTXL Rd

\section*{Operand Size}

Byte

\section*{Condition Code}


I: Previous value remains unchanged.
H : Previous value remains unchanged.
N : Set to 1 when the result is negative; otherwise cleared to 0 .
Z: Set to 1 when the result is zero; otherwise cleared to 0 .
V: Cleared to 0 .
C: Receives the previous value in bit 7 .

\section*{Description}

This instruction rotates an 8 -bit general register one bit to the left through the carry flag. The carry flag is rotated into the least significant bit of the register. The most significant bit rotates into the carry flag.
The operation is shown schematically below.


Instruction Formats and Number of Execution States
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{l} 
Addressing \\
mode
\end{tabular}} & \multirow{2}{*}{ Mnem. } & \multirow{6}{*|}{ Operands } & \multicolumn{5}{|c|}{ Instruction code } & \multirow{2}{*}{\begin{tabular}{l} 
No. of \\
states
\end{tabular}} \\
\cline { 4 - 11 } & & & 1st byte & 2nd byte & 3rd byte & 4th byte & \\
\hline Register direct & ROTXL & Rd & 1 & 2 & 0 & rd & & & 2 \\
\hline
\end{tabular}
\(\qquad\)

Operation
Rd (rotated with carry right) \(\rightarrow \mathrm{Rd}\)

\section*{Assembly-Language Format}

ROTXR Rd

Operand Size
Byte

Condition Code


I: Previous value remains unchanged.
H: Previous value remains unchanged.
N : Set to 1 when the result is negative; otherwise cleared to 0 .
Z: Set to 1 when the result is zero; otherwise cleared to 0 .
V: Cleared to 0 .
C: Receives the previous value in bit 0 .

\section*{Description}

This instruction rotates an 8-bit general register one bit to the right through the carry flag. The least significant bit is rotated into the carry flag. The carry flag rotates into the most significant bit.
The operation is shown schematically below.


Instruction Formats and Number of Execution States
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Addressing mode} & \multirow{2}{*}{Mnem.} & \multirow{2}{*}{Operands} & \multicolumn{6}{|c|}{Instruction code} & \multirow[b]{2}{*}{No. of states} \\
\hline & & & \multicolumn{2}{|l|}{1st byte} & \multicolumn{2}{|l|}{2nd byte} & 3rd byte & 4th byte & \\
\hline Register direct & ROTXR & Rd & 1 & 3 & 0 & rd & & & 2 \\
\hline
\end{tabular}
\(\qquad\)

Operation
@SP \(+\rightarrow\) CCR
@SP+ \(\rightarrow\) PC

\section*{Condition Code}


\section*{Assembly-Language Format}

RTE

\section*{Operand Size}

I: Restored from stack.
H: Restored from stack.
N : Restored from stack.
Z: Restored from stack.
V: Restored from stack.
C: Restored from stack.

\section*{Description}

This instruction returns from an exception-handling routine. It pops the condition code register (CCR) and program counter (PC) from the stack. Program execution continues from the address restored to the program counter.
The CCR and PC contents at the time of execution of this instruction are lost.
The CCR is one byte in size, but it is popped from the stack as a word (in which the lower 8 bits are ignored). This instruction therefore adds 4 to the value of the stack pointer (R7).

Instruction Formats and Number of Execution States
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Addressing mode} & \multirow{2}{*}{Mnem.} & \multirow{2}{*}{Operands} & \multicolumn{6}{|c|}{Instruction code} & \multirow{2}{*}{No. of states} \\
\hline & & & \multicolumn{2}{|l|}{1st byte} & \multicolumn{2}{|l|}{2nd byte} & 3rd byte & 4th byte & \\
\hline & RTE & & 5 & 6 & 7 & 0 & & & 10 \\
\hline
\end{tabular}

\section*{Operation}
@SP+ \(\rightarrow\) PC

Assembly-Language Format
RTS

\section*{Operand Size}

\section*{Condition Code}


I: Previous value remains unchanged.
H: Previous value remains unchanged.
N : Previous value remains unchanged.
Z: Previous value remains unchanged.
V: Previous value remains unchanged.
C: Previous value remains unchanged.

\section*{Description}

This instruction returns from a subroutine. It pops the program counter (PC) from the stack.
Program execution continues from the address restored to the program counter.
The PC contents at the time of execution of this instruction are lost.

\section*{Instruction Formats and Number of Execution States}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{l} 
Addressing \\
mode
\end{tabular}} & \multirow{9}{|c|}{ Mnem. } & \multirow{6}{|c|}{ Operands } & \multicolumn{6}{c|}{\begin{tabular}{l} 
No. of \\
states
\end{tabular}} \\
\cline { 4 - 11 } & & & 1st byte & 2nd byte & 3rd byte & 4th byte & \\
\hline- & RTS & & 5 & 4 & 7 & 0 & & \\
\hline
\end{tabular}

\section*{Operation}

Rd (shifted arithmetic left \() \rightarrow \mathrm{Rd}\)

Assembly-Language Format
SHAL Rd

\section*{Operand Size}

Byte

\section*{Condition Code}


I: Previous value remains unchanged.
H : Previous value remains unchanged.
\(\mathrm{N}:\) Set to 1 when the result is negative; otherwise cleared to 0 .

Z: Set to 1 when the result is zero; otherwise cleared to 0 .
V: Set to 1 when an overflow occurs; otherwise cleared to 0 .
C: Receives the previous value in bit 7 .

\section*{Description}

This instruction shifts an 8 -bit general register one bit to the left. The most significant bit shifts into the carry flag, and the least significant bit is cleared to 0 .
The operation is shown schematically below.


The SHAL instruction is identical to the SHLL instruction except for its effect on the overflow (V) flag.

\section*{Instruction Formats and Number of Execution States}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Addressing mode} & \multirow{2}{*}{Mnem.} & \multirow{2}{*}{Operands} & \multicolumn{6}{|c|}{Instruction code} & \multirow[b]{2}{*}{No. of states} \\
\hline & & & \multicolumn{2}{|l|}{1st byte} & \multicolumn{2}{|l|}{2nd byte} & 3rd byte & 4th byte & \\
\hline Register direct & SHAL & Rd & 1 & 0 & 8 & rd & & & 2 \\
\hline
\end{tabular}
\(\qquad\)

\section*{Operation}

Rd (shifted arithmetic right ) \(\rightarrow \mathrm{Rd}\)

\section*{Assembly-Language Format}

SHAR Rd

\section*{Operand Size}

Byte

\section*{Condition Code}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\multicolumn{1}{l}{} & \multicolumn{3}{c}{H} & \multicolumn{4}{c}{N} \\
\multicolumn{1}{c}{Z} & V & C \\
\hline- & - & - & - & \(\hat{\imath}\) & \(\hat{\imath}\) & 0 & \(\hat{\imath}\) \\
\hline
\end{tabular}

I: Previous value remains unchanged.
H : Previous value remains unchanged.
N : Set to 1 when the result is negative; otherwise cleared to 0 .

Z: Set to 1 when the result is zero; otherwise cleared to 0 .
V: Cleared to 0 .
C: Receives the previous value in bit 0 .

\section*{Description}

This instruction shifts an 8-bit general register one bit to the right. The most significant bit remains unchanged. The sign of the result does not change. The least significant bit shifts into the carry flag.

The operation is shown schematically below.


Instruction Formats and Number of Execution States
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Addressing mode} & \multirow{2}{*}{Mnem.} & \multirow{2}{*}{Operands} & \multicolumn{6}{|c|}{Instruction code} & \multirow{2}{*}{No. of states} \\
\hline & & & \multicolumn{2}{|l|}{1st byte} & \multicolumn{2}{|l|}{2nd byte} & 3rd byte & 4th byte & \\
\hline Register direct & SHAR & Rd & 1 & 1 & 8 & rd & & & 2 \\
\hline
\end{tabular}
\(\qquad\)

\section*{Operation}

Rd (shifted logical left ) \(\rightarrow\) Rd

\section*{Assembly-Language Format}

SHLL Rd

\section*{Operand Size}

Byte

\section*{Condition Code}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\multicolumn{1}{c}{} & \multicolumn{2}{c}{H} & \multicolumn{3}{c}{N} & Z & V \\
\multicolumn{1}{c}{C} \\
\hline- & - & - & - & \(\hat{\imath}\) & \(\hat{\imath}\) & 0 & \(\hat{\imath}\) \\
\hline
\end{tabular}

I: Previous value remains unchanged.
H : Previous value remains unchanged.
N : Set to 1 when the result is negative; otherwise cleared to 0 .
Z: Set to 1 when the result is zero; otherwise cleared to 0 .
V: Cleared to 0 .
C: Receives the previous value in bit 0 .

\section*{Description}

This instruction shifts an 8-bit general register one bit to the left. The least significant bit is cleared to 0 . The most significant bit shifts into the carry flag.
The operation is shown schematically below.


The SHLL instruction is identical to the SHAL instruction except for its effect on the overflow (V) flag.

\section*{Instruction Formats and Number of Execution States}
\begin{tabular}{|l|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{l} 
Addressing \\
mode
\end{tabular}} & \multirow{2}{*}{ Mnem. } & \multirow{7}{|c|}{ Operands } & \multicolumn{6}{|c|}{ Instruction code } & \multirow{2}{*}{\begin{tabular}{l} 
No. of \\
states
\end{tabular}} \\
\cline { 4 - 12 } & & & 1st byte & 2nd byte & 3rd byte & 4th byte & 2 \\
\hline Register direct & SHLL & Rd & 1 & 0 & 0 & rd & & & \\
\hline
\end{tabular}
\(\qquad\)

\section*{Operation}

Rd (shifted logical right ) \(\rightarrow \mathrm{Rd}\)

\section*{Assembly-Language Format}

SHLR Rd

Operand Size
Byte

\section*{Condition Code}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\multicolumn{1}{c}{ I } & \multicolumn{3}{c}{H} & \multicolumn{3}{c}{N} & Z \\
V & C \\
\hline- & - & - & - & \(\hat{\imath}\) & \(\hat{\imath}\) & 0 & \(\hat{\imath}\) \\
\hline
\end{tabular}

I: Previous value remains unchanged.
H : Previous value remains unchanged.
N : Set to 1 when the result is negative; otherwise cleared to 0 .
Z: Set to 1 when the result is zero; otherwise cleared to 0 .
V: Cleared to 0 .
C: Receives the previous value in bit 0 .

\section*{Description}

This instruction shifts an 8-bit general register one bit to the right. The most significant bit is cleared to 0 . The least significant bit shifts into the carry flag.
The operation is shown schematically below.


Instruction Formats and Number of Execution States
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
mode
\end{tabular}} & \multirow{3}{*}{ Mnem. } & \multirow{6}{|c|}{ Operands } & \multicolumn{6}{|c|}{\begin{tabular}{c} 
No. of \\
states
\end{tabular}} \\
\cline { 4 - 11 } & & & 1st byte & 2nd byte & 3rd byte & 4th byte & \\
\hline Register direct & SHLR & Rd & 1 & 1 & 0 & rd & & & 2 \\
\hline
\end{tabular}
\(\qquad\)

Operation
Program execution state \(\rightarrow\) powerdown mode

\section*{Assembly-Language Format}

SLEEP

\section*{Operand Size}

\section*{Condition Code}


I: Previous value remains unchanged.
H : Previous value remains unchanged.
N : Previous value remains unchanged.
Z: Previous value remains unchanged.
V: Previous value remains unchanged.
C: Previous value remains unchanged.

\section*{Description}

When the SLEEP instruction is executed, the CPU enters a power-down mode. Its internal state remains unchanged, but the CPU stops executing instructions and waits for an exceptionhandling request (interrupt or reset). When it receives an exception-handling request, the CPU exits the power-down mode and begins the exception-handling sequence.
If the interrupt mask (I) bit is set to 1 , the power-down mode can be released only by a nonmaskable interrupt (NMI) or reset.
For information about the power-down modes, see the applicable hardware manual.

Instruction Formats and Number of Execution States
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{l} 
Addressing \\
mode
\end{tabular}} & \multirow{8}{|c|}{ Mnem. } & \multirow{6}{|c|}{ Operands } & \multicolumn{6}{|c|}{\begin{tabular}{c} 
No. of \\
states
\end{tabular}} \\
\cline { 4 - 10 } & & & 1st byte & 2nd byte & 3rd byte & 4th byte & 2 \\
\hline- & SLEEP & & 0 & 1 & 8 & 0 & & & 2 \\
\hline
\end{tabular}
\(\mathrm{CCR} \rightarrow \mathrm{Rd}\)

\section*{Assembly-Language Format}

\section*{Condition Code}


STC CCR, Rd

Operand Size
Byte

I: Previous value remains unchanged.
H: Previous value remains unchanged.
N: Previous value remains unchanged.
Z: Previous value remains unchanged.
V: Previous value remains unchanged.
C: Previous value remains unchanged.

\section*{Description}

This instruction copies the condition code register (CCR) to a specified general register. Bits 6 and 4 are copied as well as the flag bits.

\section*{Instruction Formats and Number of Execution States}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Addressing mode} & \multirow{2}{*}{Mnem.} & \multirow{2}{*}{Operands} & \multicolumn{6}{|c|}{Instruction code} & \multirow[t]{2}{*}{No. of states} \\
\hline & & & \multicolumn{2}{|l|}{1st byte} & \multicolumn{2}{|l|}{2nd byte} & 3rd byte & 4th byte & \\
\hline Register direct & STC & CCR, Rd & 0 & 2 & 0 & rd & & & 2 \\
\hline
\end{tabular}
\(\qquad\)

\section*{Operation}
\(\mathrm{Rd}-\mathrm{Rs} \rightarrow \mathrm{Rd}\)

Assembly-Language Format
SUB.B Rs, Rd

\section*{Operand Size}

Byte

\section*{Condition Code}
\begin{tabular}{|l|l|l|l|l|c|c|c|}
\multicolumn{1}{c}{H} & \multicolumn{3}{c}{H} & \multicolumn{3}{c}{N} & V \\
\hline- & - & \(\hat{\imath}\) & - & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) \\
\hline
\end{tabular}

I: Previous value remains unchanged.
H: Set to 1 when there is a borrow from bit 3 ; otherwise cleared to 0 .
N : Set to 1 when the result is negative; otherwise cleared to 0 .
Z: Set to 1 when the result is zero; otherwise cleared to 0 .
V: Set to 1 when an overflow occurs; otherwise cleared to 0 .
C: Set to 1 when there is a borrow from bit 7 ; otherwise cleared to 0 .

\section*{Description}

This instruction subtracts an 8-bit source register from an 8-bit destination register and places the result in the destination register.
Only register direct addressing is supported. To subtract immediate data it is necessary to use the SUBX.B instruction, first setting the zero flag to 1 and clearing the carry flag to 0 .

The following codings can also be used to subtract nonzero immediate data.
(1) ORC \#H'05, CCR
SUBX \#(Imm - 1), Rd
(2) \(\operatorname{ADD} \#(0-\mathrm{Imm}), \mathrm{Rd}\)
XORC \#H'01, CCR

Instruction Formats and Number of Execution States
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Addressing mode} & \multirow{2}{*}{Mnem.} & \multirow{2}{*}{Operands} & \multicolumn{6}{|c|}{Instruction code} & \multirow[t]{2}{*}{No. of states} \\
\hline & & & \multicolumn{2}{|l|}{1st byte} & \multicolumn{2}{|l|}{2nd byte} & 3rd byte & 4th byte & \\
\hline Register direct & SUB.B & Rs, Rd & 1 & 8 & rs & rd & & & 2 \\
\hline
\end{tabular}

Operation
\(\mathrm{Rd}-\mathrm{Rs} \rightarrow \mathrm{Rd}\)

\section*{Assembly-Language Format}

SUB.W Rs, Rd

\section*{Operand Size}

Word

\section*{Condition Code}


I: Previous value remains unchanged.
H: Set to 1 when there is a borrow from bit 11; otherwise cleared to 0 .

N : Set to 1 when the result is negative; otherwise cleared to 0 .
Z: Set to 1 when the result is zero; otherwise cleared to 0 .
V: Set to 1 when an overflow occurs; otherwise cleared to 0 .
C: Set to 1 when there is a borrow from bit 15; otherwise cleared to 0 .

\section*{Description}

This instruction subtracts a 16-bit source register from a 16-bit destination register and places the result in the destination register.

\section*{Instruction Formats and Number of Execution States}
\begin{tabular}{|l|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{l} 
Addressing \\
mode
\end{tabular}} & \multirow{2}{*}{ Mnem. } & \multirow{6}{|c|}{ Operands } & \multicolumn{5}{|c|}{ Instruction code } & \multirow{2}{*}{\begin{tabular}{l} 
No. of \\
states
\end{tabular}} \\
\cline { 4 - 12 } & & & 1st byte & 2nd byte & 3rd byte & 4th byte & \\
\hline Register direct & SUB.W & Rs, Rd & 1 & 9 & rs & rd & & \\
\hline
\end{tabular}
\(\qquad\)

\section*{Operation}
\(\mathrm{Rd}-1 \rightarrow \mathrm{Rd}\)
\(\mathrm{Rd}-2 \rightarrow \mathrm{Rd}\)

\section*{Assembly-Language Format}

SUBS \#1, Rd
SUBS \#2, Rd

\section*{Operand Size}

Word

\section*{Condition Code}
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\multicolumn{1}{c}{I} & \multicolumn{3}{c}{H} & \multicolumn{3}{c}{N} & Z \\
\multicolumn{1}{c}{V} & \multicolumn{1}{c}{C} \\
\hline- & - & - & - & - & - & - & - \\
\hline
\end{tabular}

I: Previous value remains unchanged.
H : Previous value remains unchanged.
N : Previous value remains unchanged.
Z: Previous value remains unchanged.
V: Previous value remains unchanged.
C: Previous value remains unchanged.

\section*{Description}

This instruction subtracts the immediate value 1 or 2 from word data in a general register.
Unlike the SUB instruction, it does not affect the condition code flags.
The SUBS instruction does not permit byte operands.

\section*{Instruction Formats and Number of Execution States}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{l} 
Addressing \\
mode
\end{tabular}} & Mnem. & Operands & \multicolumn{7}{|c|}{ Instruction code } \\
\cline { 4 - 11 } & & & No. of \\
states
\end{tabular}\(|\)
\(\qquad\)

\section*{Operation}

Rd - (EAs) - C \(\rightarrow\) Rd

Assembly-Language Format
SUBX <EAs>, Rd

\section*{Operand Size}

Byte

\section*{Condition Code}


I: Previous value remains unchanged.
H : Set to 1 if there is a borrow from bit 3; otherwise cleared to 0 .
N : Set to 1 when the result is negative; otherwise cleared to 0 .
Z: Previous value remains unchanged when the result is zero; otherwise cleared to 0 .
V: Set to 1 when an overflow occurs; otherwise cleared to 0 .

\section*{Description}

This instruction subtracts the source operand and carry flag from the contents of an 8-bit general register and places the result in the general register.

Instruction Formats and Number of Execution States
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Addressing mode} & \multirow{2}{*}{Mnem.} & \multirow{2}{*}{Operands} & \multicolumn{6}{|c|}{Instruction code} & \multirow[b]{2}{*}{No. of states} \\
\hline & & & \multicolumn{2}{|l|}{1st byte} & \multicolumn{2}{|l|}{2nd byte} & 3 rd byte & 4th byte & \\
\hline Immediate & SUBX & \#xx:8, Rd & B & rd & & & & & 2 \\
\hline Register direct & SUBX & Rs, Rd & 1 & E & rs & rd & & & 2 \\
\hline
\end{tabular}

Operation
\(\mathrm{Rd} \oplus(\mathrm{EAs}) \rightarrow \mathrm{Rd}\)

\section*{Assembly-Language Format}

XOR <EAs>, Rd

Operand Size
Byte

\section*{Condition Code}


I: Previous value remains unchanged.
H : Previous value remains unchanged.
N : Set to 1 when the result is negative; otherwise cleared to 0 .

Z: Set to 1 when the result is zero; otherwise cleared to 0 .

V: Cleared to 0 .
C: Previous value remains unchanged.

\section*{Description}

This instruction exclusive-ORs the source operand with the contents of an 8-bit general register and places the result in the general register.

Instruction Formats and Number of Execution States
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Addressing mode} & \multirow{2}{*}{Mnem.} & \multirow{2}{*}{Operands} & \multicolumn{6}{|c|}{Instruction code} & \multirow[b]{2}{*}{No. of states} \\
\hline & & & \multicolumn{2}{|l|}{1st byte} & \multicolumn{2}{|l|}{2nd byte} & 3rd byte & 4th byte & \\
\hline Immediate & XOR & \#xx:8, Rd & D & rd & & & & & 2 \\
\hline Register direct & XOR & Rs, Rd & 1 & 5 & rs & rd & & & 2 \\
\hline
\end{tabular}
\(\qquad\)

Operation
\(\mathrm{CCR} \oplus\) \#IMM \(\rightarrow \mathrm{CCR}\)

\section*{Assembly-Language Format}

XORC \#xx:8, CCR

\section*{Operand Size}

Byte

Condition Code


I: Exclusive-ORed with bit 7 of the immediate data.
H: Exclusive-ORed with bit 5 of the immediate data.
N: Exclusive-ORed with bit 3 of the immediate data.
Z: Exclusive-ORed with bit 2 of the immediate data.
V: Exclusive-ORed with bit 1 of the immediate data.
C: Exclusive-ORed with bit 0 of the immediate data.

\section*{Description}

This instruction exclusive-ORs the condition code register (CCR) with immediate data and places the result in the condition code register. Bits 6 and 4 are exclusive-ORed as well as the flag bits.
No interrupt requests are accepted immediately after this instruction. All interrupts, including the nonmaskable interrupt (NMI), are deferred until after the next instruction.

Instruction Formats and Number of Execution States
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Addressing mode} & \multirow{2}{*}{Mnem.} & \multirow{2}{*}{Operands} & \multicolumn{5}{|c|}{Instruction code} & \multirow[b]{2}{*}{No. of states} \\
\hline & & & \multicolumn{2}{|l|}{1st byte} & 2nd byte & 3rd byte & 4th byte & \\
\hline Immediate & XORC & \#xx:8, CCR & 0 & 5 & IMM & & & 2 \\
\hline
\end{tabular}

\subsection*{2.3 Operation Code Map}

Table 2-1 shows the operation code map for instructions of the H8/300L CPU. Only the first byte (bits 15 to 8 of the first word) of the instruction code is indicated here.

Indicates that the most significant bit of the 2nd byte (bit 7 of 1 st word of instruction code) is 0 .
\(\leftarrow\) Indicates that the most significant bit of the 2 nd byte (bit 7 of 1 st word of instruction code) is 1 .
Table 2-1. Operation Code Map
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \[
\mathrm{HI}^{\mathrm{LO}}
\] & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & A & B & C & D & E & F \\
\hline 0 & NOP & SLEEP & STC & LDC & ORC & XORC & ANDC & LDC & \multicolumn{2}{|l|}{ADD} & INC & ADDS & \multicolumn{2}{|l|}{MOV} & ADDX & DAA \\
\hline 1 & \[
\begin{gathered}
\mathrm{SHLL} \\
\mathrm{SHAL} \\
\hline
\end{gathered}
\] & SHAR & \[
\begin{array}{r}
\text { ROTXL } \\
\text { ROTL } \\
\hline
\end{array}
\] & \[
\begin{gathered}
\text { ROTXR } \\
\text { ROTR }
\end{gathered}
\] & OR & XOR & AND & \[
\mathrm{NOT}_{\mathrm{NEC}}
\] & \multicolumn{2}{|l|}{SUB} & DEC & SUBS & \multicolumn{2}{|l|}{CMP} & SUBX & DAS \\
\hline 2 & \multicolumn{16}{|l|}{\multirow[t]{2}{*}{MOV}} \\
\hline 3 & & & & & & & & & & & & & & & & \\
\hline 4 & BRA & BRN & BHI & BLS & BCC & BCS & BNE & BEQ & BVC & BVS & BPL & BMI & BGE & BLT & BGT & ble \\
\hline 5 & MULXU & DIVXU &  &  & RTS & BSR & RTE &  &  & & JMP & &  & & JSR & \\
\hline 6 & \multirow[t]{2}{*}{BSET} & \multirow[t]{2}{*}{BNOT} & \multirow[t]{2}{*}{BCLR} & \multirow[t]{2}{*}{BTST} & \multicolumn{5}{|l|}{\multirow[t]{2}{*}{}} & & & & V* & & & \\
\hline 7 & & & & & & & & & & MOV &  & EEPMOV & \multicolumn{4}{|l|}{Bit manipulation instructions} \\
\hline 8 & \multicolumn{16}{|l|}{ADD} \\
\hline 9 & \multicolumn{16}{|l|}{ADDX} \\
\hline A & \multicolumn{16}{|l|}{CMP} \\
\hline B & \multicolumn{16}{|l|}{SUBX} \\
\hline c & \multicolumn{16}{|l|}{OR} \\
\hline D & \multicolumn{16}{|l|}{XOR} \\
\hline E & \multicolumn{16}{|l|}{AND} \\
\hline F & \multicolumn{16}{|l|}{MOV} \\
\hline
\end{tabular}
Note: The PUSH and POP instructions are equivalent in machine language to the MOV instruction. See the descriptions of individual instructions in section 2.2, Instructions, for details.

\subsection*{2.4 List of Instructions}

Table 2-2. List of Instructions (1)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{3}{*}{Mnemonic} & \multirow[b]{3}{*}{\[
\underset{i n}{N}
\]} & \multirow[b]{3}{*}{Operation} & \multicolumn{9}{|l|}{Addressing Mode and Instruction Length (Bytes)} & \multicolumn{6}{|r|}{\multirow[b]{2}{*}{Condition Code}} & \multirow[b]{3}{*}{\%} \\
\hline & & & \multirow[t]{2}{*}{\(\stackrel{\bullet}{\stackrel{0}{0}}\)} & \multirow[b]{2}{*}{\[
\underset{\sim}{\boldsymbol{\sim}}
\]} & \multirow[b]{2}{*}{\[
\begin{aligned}
& \stackrel{\mathbf{r}}{\mathbf{n}} \\
& \mathbf{8} \\
& \hline
\end{aligned}
\]} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{\[
\begin{aligned}
& 0 \\
& 0 . \\
& \dot{0} \\
& \stackrel{\rightharpoonup}{6} \\
& \hline 8,
\end{aligned}
\]} & \multirow[b]{2}{*}{\[
\begin{gathered}
\mathfrak{x} \\
\stackrel{\rightharpoonup}{0} \\
\stackrel{\rightharpoonup}{8} \\
8,
\end{gathered}
\]} & & & & & & & & \\
\hline & & & & & & & & & & & \(\underline{\square}\) & I & H & N & Z & V & C & \\
\hline MOV.B \#xx:8, Rd & B & \#xx:8 \(\rightarrow\) Rd8 & 2 & & & & & & & & & - & - & \(\hat{\imath}\) & \(\hat{\imath}\) & 0 & - & 2 \\
\hline MOV.B Rs, Rd & B & Rs8 \(\rightarrow\) Rd8 & & 2 & & & & & & & & - & - & \(\hat{\imath}\) & \(\hat{\imath}\) & 0 & - & 2 \\
\hline MOV.B @Rs, Rd & B & @Rs16 \(\rightarrow\) Rd8 & & & 2 & & & & & & & - & - & \(\hat{\imath}\) & \(\hat{\imath}\) & 0 & - & 4 \\
\hline MOV.B @(d:16, Rs), Rd & B & @ (d:16, Rs16) \(\rightarrow\) Rd8 & & & & 4 & & & & & & - & - & \(\hat{\imath}\) & \(\hat{\imath}\) & 0 & - & 6 \\
\hline MOV.B @Rs+, Rd & B & \[
\begin{aligned}
& @ R s 16 \rightarrow R d 8 \\
& \text { Rs16+1 } \rightarrow \text { Rs16 }
\end{aligned}
\] & & & & & 2 & & & & & - & - & \(\hat{\imath}\) & \(\uparrow\) & 0 & - & 6 \\
\hline MOV.B @aa:8, Rd & B & @aa:8 \(\rightarrow\) Rd8 & & & & & & 2 & & & & - & - & \(\hat{\imath}\) & \(\hat{\imath}\) & 0 & - & 4 \\
\hline MOV.B @aa:16, Rd & B & @aa:16 \(\rightarrow\) Rd8 & & & & & & 4 & & & & - & - & \(\hat{\imath}\) & \(\hat{\imath}\) & 0 & - & 6 \\
\hline MOV.B Rs, @Rd & B & Rs8 \(\rightarrow\) @Rd16 & & & 2 & & & & & & & - & - & \(\hat{\imath}\) & \(\hat{\imath}\) & 0 & - & 4 \\
\hline MOV.B Rs, @(d:16, Rd) & B & Rs8 \(\rightarrow\) @(d:16, Rd16) & & & & 4 & & & & & & - & - & \(\hat{\imath}\) & \(\downarrow\) & 0 & - & 6 \\
\hline MOV.B Rs, @-Rd & B & \begin{tabular}{l}
Rd16-1 \(\rightarrow\) Rd16 \\
Rs8 \(\rightarrow\) @Rd16
\end{tabular} & & & & & 2 & & & & & - & - & \(\hat{\imath}\) & \(\imath\) & 0 & - & 6 \\
\hline MOV.B Rs, @aa:8 & B & Rs8 \(\rightarrow\) @aa:8 & & & & & & 2 & & & & - & - & \(\hat{\imath}\) & \(\hat{\imath}\) & 0 & - & 4 \\
\hline MOV.B Rs, @aa:16 & B & Rs8 \(\rightarrow\) @aa:16 & & & & & & 4 & & & & - & - & \(\hat{\imath}\) & \(\hat{\imath}\) & 0 & - & 6 \\
\hline MOV.W \#xx:16, Rd & W & \#xx:16 \(\rightarrow\) Rd & 4 & & & & & & & & & - & - & \(\hat{\imath}\) & \(\hat{\imath}\) & 0 & - & 4 \\
\hline MOV.W Rs, Rd & W & \(\mathrm{Rs} 16 \rightarrow \mathrm{Rd} 16\) & & 2 & & & & & & & & - & - & \(\hat{\imath}\) & \(\hat{\imath}\) & 0 & - & 2 \\
\hline MOV.W @Rs, Rd & W & @Rs16 \(\rightarrow\) Rd16 & & & 2 & & & & & & & - & - & \(\hat{\imath}\) & \(\hat{\imath}\) & 0 & - & 4 \\
\hline MOV.W @ (d:16, Rs), Rd & W & @(d:16, Rs 16) \(\rightarrow\) Rd16 & & & & 4 & & & & & & - & - & \(\hat{\imath}\) & \(\hat{\imath}\) & 0 & - & 6 \\
\hline MOV.W @Rs+, Rd & W & \begin{tabular}{l}
@Rs16 \(\rightarrow\) Rd16 \\
Rs16+2 \(\rightarrow\) Rs16
\end{tabular} & & & & & 2 & & & & & - & - & \(\downarrow\) & \(\uparrow\) & 0 & - & 6 \\
\hline MOV.W @aa:16, Rd & W & @aa:16 \(\rightarrow\) Rd16 & & & & & & 4 & & & & - & - & \(\hat{\imath}\) & \(\hat{\imath}\) & 0 & - & 6 \\
\hline MOV.W Rs, @Rd & W & Rs16 \(\rightarrow\) @Rd16 & & & 2 & & & & & & & - & - & \(\hat{\imath}\) & \(\hat{\imath}\) & 0 & - & 4 \\
\hline MOV.W Rs, @(d:16, Rd) & W & Rs16 \(\rightarrow\) @(d:16, Rd16) & & & & 4 & & & & & & - & - & \(\downarrow\) & \(\downarrow\) & 0 & - & 6 \\
\hline MOV.W Rs, @-Rd & W & \begin{tabular}{l}
Rd16-2 \(\rightarrow\) Rd16 \\
Rs16 \(\rightarrow\) @Rd16
\end{tabular} & & & & & 2 & & & & & - & & \(\hat{\imath}\) & \(\hat{\imath}\) & 0 & - & 6 \\
\hline MOV.W Rs, @aa:16 & W & Rs16 \(\rightarrow\) @aa:16 & & & & & & 4 & & & & - & - & \(\hat{\imath}\) & \(\hat{\imath}\) & 0 & - & 6 \\
\hline POP Rd & W & \[
\begin{aligned}
& @ S P \rightarrow \text { Rd16 } \\
& \mathrm{SP}+2 \rightarrow \mathrm{SP}
\end{aligned}
\] & & & & & 2 & & & & & - & - & \(\checkmark\) & \(\uparrow\) & 0 & - & 6 \\
\hline PUSH Rs & W & \[
\begin{aligned}
& \text { SP-2 } \rightarrow \text { SP } \\
& \text { Rs16 } \rightarrow \text { @SP }
\end{aligned}
\] & & & & & 2 & & & & & - & & \(\hat{\imath}\) & \(\hat{\imath}\) & 0 & - & 6 \\
\hline
\end{tabular}

Table 2－2．List of Instructions（2）
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{3}{*}{Mnemonic} & \multirow[b]{3}{*}{\[
\stackrel{\mathcal{N}}{\mathrm{N}}
\]} & \multirow[b]{3}{*}{Operation} & \multicolumn{9}{|l|}{Addressing Mode and Instruction Length（Bytes）} & \multicolumn{6}{|r|}{\multirow[b]{2}{*}{Condition Code}} & \multirow[b]{3}{*}{\(*\)
0
0
0
0
0
0
0
0} \\
\hline & & & \multirow[t]{2}{*}{} & \multirow[b]{2}{*}{\(\underset{\sim}{\sim}\)} & \multirow[b]{2}{*}{\[
\begin{aligned}
& \frac{c}{\mathbf{n}} \\
& \stackrel{\rightharpoonup}{8},
\end{aligned}
\]} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & & & & & & & \\
\hline & & & & & & & & & & & & 1 & H & N & Z & V & C & \\
\hline ADD．B \＃xx：8，Rd & B & Rd8＋\＃xx：8 \(\rightarrow\) Rd8 & 2 & & & & & & & & & － & \(\hat{\imath}\) & \(\hat{\imath}\) & ฟ & \(\hat{\imath}\) & ฟ & 2 \\
\hline ADD．B Rs，Rd & B & Rd8＋Rs8 \(\rightarrow\) Rd8 & & 2 & & & & & & & & － & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & ฟ & 2 \\
\hline ADD．W Rs，Rd & W & Rd16＋Rs16 \(\rightarrow\) Rd16 & & 2 & & & & & & & & － & （1） & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & ฟ & 2 \\
\hline ADDX．B \＃xx：8，Rd & B & Rd8＋\＃xx：8＋C \(\rightarrow\) Rd8 & 2 & & & & & & & & & － & \(\hat{\imath}\) & \(\hat{\imath}\) & （2） & \(\hat{\imath}\) & ฟ & 2 \\
\hline ADDX．B Rs，Rd & B & Rd8＋Rs8＋C \(\rightarrow\) Rd8 & & 2 & & & & & & & & － & \(\hat{\imath}\) & २ & （2） & \(\hat{\imath}\) & २ & 2 \\
\hline ADDS．W \＃1，Rd & W & Rd16＋1 \(\rightarrow\) Rd16 & & 2 & & & & & & & & － & － & － & － & － & － & 2 \\
\hline ADDS．W \＃2，Rd & W & Rd16＋2 \(\rightarrow\) Rd16 & & 2 & & & & & & & & － & － & － & － & － & － & 2 \\
\hline INC．B Rd & B & Rd8＋1 \(\rightarrow\) Rd8 & & 2 & & & & & & & & － & － & \(\hat{\imath}\) & \(\hat{\imath}\) & マ & － & 2 \\
\hline DAA．B Rd & B & Rd8 decimal－adjust \(\rightarrow\) Rd8 & & 2 & & & & & & & & － & ＊ & \(\hat{\imath}\) & \(\hat{\imath}\) & ＊ & （3） & 2 \\
\hline SUB．B Rs，Rd & B & Rd8－Rs8 \(\rightarrow\) Rd8 & & 2 & & & & & & & & － & へ & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\downarrow}\) & 2 \\
\hline SUB．W Rs，Rd & W & Rd16－Rs16 \(\rightarrow\) Rd16 & & 2 & & & & & & & & － & （1） & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\downarrow}\) & 2 \\
\hline SUBX．B \＃xx：8，Rd & B & Rd8－\＃xx：8－C \(\rightarrow\) Rd8 & 2 & & & & & & & & & － & \(\hat{\imath}\) & \(\hat{\imath}\) & （2） & \(\hat{\imath}\) & \(\hat{\downarrow}\) & 2 \\
\hline SUBX．B Rs，Rd & B & Rd8－Rs8－C \(\rightarrow\) Rd8 & & 2 & & & & & & & & － & \(\hat{\imath}\) & \(\hat{\imath}\) & （2） & v & \(\uparrow\) & 2 \\
\hline SUBS．W \＃1，Rd & W & Rd16－1 \(\rightarrow\) Rd16 & & 2 & & & & & & & & － & － & － & － & － & － & 2 \\
\hline SUBS．W \＃2，Rd & W & Rd16－2 \(\rightarrow\) Rd16 & & 2 & & & & & & & & － & － & － & － & － & － & 2 \\
\hline DEC．B Rd & B & Rd8－1 \(\rightarrow\) Rd8 & & 2 & & & & & & & & － & － & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & － & 2 \\
\hline DAS．B Rd & B & Rd8 decimal－adjust \(\rightarrow\) Rd8 & & 2 & & & & & & & & － & ＊ & \(\hat{\imath}\) & \(\hat{\imath}\) & ＊ & － & 2 \\
\hline NEG．B Rd & B & \(0-\mathrm{Rd} \rightarrow \mathrm{Rd}\) & & 2 & & & & & & & & － & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & 2 \\
\hline CMP．B \＃xx：8，Rd & B & Rd8－\＃xx：8 & 2 & & & & & & & & & － & \(\hat{\imath}\) & \(\hat{\imath}\) & へ & v & \(\hat{\imath}\) & 2 \\
\hline CMP．B Rs，Rd & B & Rd8－Rs8 & & 2 & & & & & & & & － & \(\hat{\imath}\) & へ & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & 2 \\
\hline CMP．W Rs，Rd & W & Rd16－Rs16 & & 2 & & & & & & & & － & （1） & \(\downarrow\) & \(\hat{\imath}\) & \(\stackrel{\rightharpoonup}{2}\) & \(\hat{\imath}\) & 2 \\
\hline MULXU．B Rs，Rd & B & Rd8×Rs8 \(\rightarrow\) Rd16 & & 2 & & & & & & & & － & － & － & － & － & － & 14 \\
\hline DIVXU．B Rs，Rd & B & \begin{tabular}{l}
Rd16 \(\div\) Rs \(8 \rightarrow\) Rd16 \\
（RdH：remainder， RdL：quotient）
\end{tabular} & & 2 & & & & & & & & － & － & （5） & （6） & － & － & 14 \\
\hline AND．B \＃xx：8，Rd & B & Rd8＾\＃xx：8 \(\rightarrow\) Rd8 & 2 & & & & & & & & & － & － & \(\hat{\imath}\) & \(\hat{\imath}\) & 0 & － & 2 \\
\hline AND．B Rs，Rd & B & Rd8＾Rs8 \(\rightarrow\) Rd8 & & 2 & & & & & & & & － & － & \(\hat{\nu}\) & \(\hat{\imath}\) & 0 & － & 2 \\
\hline OR．B \＃xx：8，Rd & B & Rd8v\＃xx：8 \(\rightarrow\) Rd8 & 2 & & & & & & & & & － & － & \(\stackrel{\rightharpoonup}{2}\) & \(\hat{\imath}\) & 0 & － & 2 \\
\hline OR．B Rs，Rd & B & Rd8vRs8 \(\rightarrow\) Rd8 & & 2 & & & & & & & & － & － & \(\stackrel{\rightharpoonup}{2}\) & \(\downarrow\) & 0 & － & 2 \\
\hline XOR．B \＃xx：8，Rd & B & Rd8 \(\oplus\) \＃xx：8 \(\rightarrow\) Rd8 & 2 & & & & & & & & & － & － & \(\stackrel{\rightharpoonup}{2}\) & \(\downarrow\) & 0 & － & 2 \\
\hline XOR．B Rs，Rd & B & Rd8 \(\oplus\) Rs8 \(\rightarrow\) Rd8 & & 2 & & & & & & & & － & － & \(\hat{\downarrow}\) & \(\downarrow\) & 0 & － & 2 \\
\hline NOT．B Rd & B & \(\overline{\mathrm{Rd}} \rightarrow \mathrm{Rd}\) & & 2 & & & & & & & & － & － & \(\hat{\imath}\) & \(\downarrow\) & 0 & － & 2 \\
\hline
\end{tabular}

Table 2-2. List of Instructions (3)


Table 2-2. List of Instructions (4)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{3}{*}{Mnemonic} & \multirow[b]{3}{*}{\[
\stackrel{N}{N}
\]} & \multirow[b]{3}{*}{Operation} & \multicolumn{10}{|l|}{Addressing Mode and Instruction Length (Bytes)} & \multicolumn{6}{|r|}{\multirow[b]{2}{*}{Condition Code}} & \multirow[b]{3}{*}{\%} \\
\hline & & & \multirow[t]{2}{*}{} & \multirow[b]{2}{*}{\(\underset{\sim}{c}\)} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\(\stackrel{c}{\text { ¢ }}\)}} & \multirow[t]{2}{*}{} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} & \multirow[t]{2}{*}{\[
\begin{aligned}
& 0 \\
& 0 \\
& 0 \\
& 0 \\
& 0 \\
& 0 \\
& \hline 1
\end{aligned}
\]} & \multirow[b]{2}{*}{} & \multirow[t]{2}{*}{} & & & & & & & \\
\hline & & & & & & & & & & & & & 1 & H & N & Z & V & C & \\
\hline BCLR \#xx:3, Rd & B & \((\# x x: 3\) of Rd8) \(\leftarrow 0\) & & 2 & & & & & & & & & - & - & - & - & - & - & 2 \\
\hline BCLR \#xx:3, @Rd & B & \((\# x x: 3\) of @Rd16) \(\leftarrow 0\) & & & 4 & & & & & & & & - & - & - & - & - & - & 8 \\
\hline BCLR \#xx:3, @aa:8 & B & \((\# x x: 3\) of @aa:8) \(\leftarrow 0\) & & & & & & & 4 & & & & - & - & - & - & - & - & 8 \\
\hline BCLR Rn, Rd & B & \((\) Rn8 of Rd8) \(\leftarrow 0\) & & 2 & & & & & & & & & - & - & - & - & - & - & 2 \\
\hline BCLR Rn, @Rd & B & \((\) Rn8 of @Rd16) \(\leftarrow 0\) & & & 4 & & & & & & & & - & - & - & - & - & - & 8 \\
\hline BCLR Rn, @aa:8 & B & \((\) Rn8 of @aa:8) \(\leftarrow 0\) & & & & & & & 4 & & & & - & - & - & - & - & - & 8 \\
\hline BNOT \#xx:3, Rd & B & \begin{tabular}{l}
\((\# x x: 3\) of Rd8) \(\leftarrow\) \\
(\#xx:3 of Rd8)
\end{tabular} & & 2 & & & & & & & & & - & - & - & - & - & - & 2 \\
\hline BNOT \#xx:3, @Rd & B & \[
\begin{aligned}
& (\# x x: 3 \text { of @Rd16) } \leftarrow \\
& (\# x x: 3 \text { of @Rd16 })
\end{aligned}
\] & & & 4 & & & & & & & & - & - & - & - & - & - & 8 \\
\hline BNOT \#xx:3, @aa:8 & B & \[
\begin{aligned}
& (\# x x: 3 \text { of @aa:8) } \\
& (\# x x: 3 \text { of @aa:8) }
\end{aligned}
\] & & & & & & & 4 & & & & - & - & - & - & - & - & 8 \\
\hline BNOT Rn, Rd & B & \((\) Rn8 of Rd8) \(\leftarrow\) (Rn8 of Rd8) & & 2 & & & & & & & & & - & - & - & - & - & - & 2 \\
\hline BNOT Rn, @Rd & B & \[
\frac{(\text { Rn8 of @Rd16) }}{(\text { Rn8 of @Rd16) }} \leftarrow
\] & & & 4 & & & & & & & & - & - & - & - & - & - & 8 \\
\hline BNOT Rn, @aa:8 & B & (Rn8 of @aa:8) \(\leftarrow\) (Rn8 of @aa:8) & & & & & & & 4 & & & & - & - & - & - & - & - & 8 \\
\hline BTST \#xx:3, Rd & B & \((\# x x: 3\) of Rd8) \(\rightarrow\) Z & & 2 & & & & & & & & & - & - & - & \(\imath\) & - & - & 2 \\
\hline BTST \#xx:3, @Rd & B & \((\overline{\# x x: 3 ~ o f ~ @ R d 16) ~} \rightarrow\) Z & & & 4 & & & & & & & & - & - & - & \(\hat{\imath}\) & - & - & 6 \\
\hline BTST \#xx:3, @aa:8 & B & (\#xx:3 of @aa:8) \(\rightarrow\) Z & & & & & & & 4 & & & & - & - & - & \(\hat{\imath}\) & - & - & 6 \\
\hline BTST Rn, Rd & B & \((\overline{\text { Rn8 of Rd8 }}) \rightarrow\) Z & & 2 & & & & & & & & & - & - & - & \(\hat{\imath}\) & - & - & 2 \\
\hline BTST Rn, @Rd & B & \((\overline{\text { Rn8 of @Rd16 }}) \rightarrow\) Z & & & 4 & & & & & & & & - & - & - & \(\hat{\imath}\) & - & - & 6 \\
\hline BTST Rn, @aa:8 & B & \((\overline{\text { Rn8 of @aa:8) }} \rightarrow\) Z & & & & & & & 4 & & & & - & - & - & \(\hat{\imath}\) & - & - & 6 \\
\hline BLD \#xx:3, Rd & B & \((\# x x: 3\) of Rd8) \(\rightarrow\) C & & 2 & & & & & & & & & - & - & - & - & - & \(\hat{\imath}\) & 2 \\
\hline BLD \#xx:3, @Rd & B & \((\# x x: 3\) of @Rd16) \(\rightarrow\) C & & & 4 & & & & & & & & - & - & - & - & - & \(\stackrel{\rightharpoonup}{\nu}\) & 6 \\
\hline BLD \#xx:3, @aa:8 & B & (\#xx:3 of @aa:8) \(\rightarrow\) C & & & & & & & 4 & & & & - & - & - & - & - & \(\hat{\imath}\) & 6 \\
\hline BILD \#xx:3, Rd & B & \((\# x x: 3\) of Rd8) \(\rightarrow\) C & & 2 & & & & & & & & & - & - & - & - & - & \(\hat{\imath}\) & 2 \\
\hline BILD \#xx:3, @Rd & B & \((\overline{\# x x: 3 ~ o f ~ @ R d 16) ~} \rightarrow\) C & & & 4 & & & & & & & & - & - & - & - & - & \(\hat{\imath}\) & 6 \\
\hline BILD \#xx:3, @aa:8 & B & (\#xx:3 of @aa:8) \(\rightarrow\) C & & & & & & & 4 & & & & - & - & - & - & - & \(\stackrel{\rightharpoonup}{*}\) & 6 \\
\hline BST \#xx:3, Rd & B & \(C \rightarrow\) (\#xx:3 of Rd8) & & 2 & & & & & & & & & - & - & - & - & - & - & 2 \\
\hline BST \#xx:3, @Rd & B & C \(\rightarrow\) (\#xx:3 of @Rd16) & & & 4 & & & & & & & & - & - & - & - & - & - & 8 \\
\hline BST \#xx:3, @aa:8 & B & C \(\rightarrow\) (\#xx:3 of @aa:8) & & & & & & & 4 & & & & - & - & - & - & - & - & 8 \\
\hline
\end{tabular}

Table 2-2. List of Instructions (5)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{3}{*}{Mnemonic} & \multirow[b]{3}{*}{\[
\stackrel{N}{N}
\]} & \multirow[b]{3}{*}{Operation} & \multirow[b]{3}{*}{Branching Condition} & \multicolumn{9}{|l|}{Addressing Mode and Instruction Length (Bytes)} & \multicolumn{6}{|r|}{\multirow[b]{2}{*}{Condition Code}} & \multirow[b]{3}{*}{\(*\)
0
0
0
0
0
0
0
0} \\
\hline & & & & \multirow[t]{2}{*}{\(\stackrel{\bullet}{\bullet}\)} & \multirow[b]{2}{*}{\[
\underset{\sim}{n}
\]} & \multirow[b]{2}{*}{\[
\begin{gathered}
\stackrel{c}{\mathbf{n}} \\
\underset{8}{\prime} \\
\hline
\end{gathered}
\]} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[b]{2}{*}{} & \multirow[b]{2}{*}{} & & & & & & & \\
\hline & & & & & & & & & & & & & 1 & H & N & Z & V & C & \\
\hline BIST \#xx:3, Rd & B & \multicolumn{2}{|l|}{\(\overline{\mathrm{C}} \rightarrow\) (\#xx:3 of Rd8)} & & 2 & & & & & & & & - & - & - & - & - & - & 2 \\
\hline BIST \#xx:3, @Rd & B & \multicolumn{2}{|l|}{\(\overline{\mathrm{C}} \rightarrow\) (\#xx:3 of @Rd16)} & & & 4 & & & & & & & - & - & - & - & - & - & 8 \\
\hline BIST \#xx:3, @aa:8 & B & \multicolumn{2}{|l|}{\(\overline{\mathrm{C}} \rightarrow\) (\#xx:3 of @aa:8)} & & & & & & 4 & & & & - & - & - & - & - & - & 8 \\
\hline BAND \#xx:3, Rd & B & \multicolumn{2}{|l|}{\(\mathrm{C} \wedge(\# x \mathrm{x}: 3\) of Rd8) \(\rightarrow \mathrm{C}\)} & & 2 & & & & & & & & - & - & - & - & - & \(\hat{\imath}\) & 2 \\
\hline BAND \#xx:3, @Rd & B & \multicolumn{2}{|l|}{\(\mathrm{C} \wedge(\# x \mathrm{x}: 3\) of @Rd16) \(\rightarrow \mathrm{C}\)} & & & 4 & & & & & & & - & - & - & - & - & \(\downarrow\) & 6 \\
\hline BAND \#xx:3, @aa:8 & B & \multicolumn{2}{|l|}{C^(\#xx:3 of @aa:8) \(\rightarrow\) C} & & & & & & 4 & & & & - & - & - & - & - & \(\downarrow\) & 6 \\
\hline BIAND \#xx:3, Rd & B & \multicolumn{2}{|l|}{\(\mathrm{C} \wedge(\# \mathrm{xx}: 3\) of Rd8) \(\rightarrow \mathrm{C}\)} & & 2 & & & & & & & & - & - & - & - & - & \(\downarrow\) & 2 \\
\hline BIAND \#xx:3, @Rd & B & \multicolumn{2}{|l|}{\(\mathrm{C} \wedge(\overline{\# x x: 3}\) of @Rd16) \(\rightarrow\) C} & & & 4 & & & & & & & - & - & - & - & - & \(\hat{\imath}\) & 6 \\
\hline BIAND \#xx:3, @aa:8 & B & \multicolumn{2}{|l|}{\(\mathrm{C} \wedge(\# \mathrm{\# x}: 3\) of @aa:8) \(\rightarrow\) C} & & & & & & 4 & & & & - & - & - & - & - & \(\hat{\imath}\) & 6 \\
\hline BOR \#xx:3, Rd & B & \multicolumn{2}{|l|}{\(C \vee(\# x x: 3\) of Rd8) \(\rightarrow\) C} & & 2 & & & & & & & & - & - & - & - & - & \(\hat{\imath}\) & 2 \\
\hline BOR \#xx:3, @Rd & B & \multicolumn{2}{|l|}{\(C \vee(\# x x: 3\) of @Rd16) \(\rightarrow\) C} & & & 4 & & & & & & & - & - & - & - & - & \(\hat{\imath}\) & 6 \\
\hline BOR \#xx:3, @aa:8 & B & \multicolumn{2}{|l|}{\(C \vee(\# x x: 3\) of @aa:8) \(\rightarrow\) C} & & & & & & 4 & & & & - & - & - & - & - & \(\hat{\imath}\) & 6 \\
\hline BIOR \#xx:3, Rd & B & \multicolumn{2}{|l|}{\(\mathrm{C} v(\overline{\text { \#xx:3 }}\) of Rd8 \() \rightarrow \mathrm{C}\)} & & 2 & & & & & & & & - & - & - & - & - & \(\hat{\imath}\) & 2 \\
\hline BIOR \#xx:3, @Rd & B & \multicolumn{2}{|l|}{\(\mathrm{C} \vee(\overline{\# x x: 3 ~ o f ~ @ R d 16}) \rightarrow \mathrm{C}\)} & & & 4 & & & & & & & - & - & - & - & - & \(\uparrow\) & 6 \\
\hline BIOR \#xx:3, @aa:8 & B & \multicolumn{2}{|l|}{\(\mathrm{C} \vee(\overline{\# x x: 3 ~ o f ~ @ a a: 8) ~} \rightarrow\) C} & & & & & & 4 & & & & - & - & - & - & - & \(\downarrow\) & 6 \\
\hline BXOR \#xx:3, Rd & B & \multicolumn{2}{|l|}{\(C \oplus(\# x x: 3\) of Rd8) \(\rightarrow\) C} & & 2 & & & & & & & & - & - & - & - & - & \(\hat{\imath}\) & 2 \\
\hline BXOR \#xx:3, @Rd & B & \multicolumn{2}{|l|}{\(C \oplus(\# x x: 3\) of @Rd16) \(\rightarrow\) C} & & & 4 & & & & & & & - & - & - & - & - & \(\hat{\imath}\) & 6 \\
\hline BXOR \#xx:3, @aa:8 & B & \multicolumn{2}{|l|}{\(C \oplus(\# x x: 3\) of @aa:8) \(\rightarrow\) C} & & & & & & 4 & & & & - & - & - & - & - & \(\hat{\imath}\) & 6 \\
\hline BIXOR \#xx:3, Rd & B & \multicolumn{2}{|l|}{\(C \oplus(\# x x: 3\) of Rd8) \(\rightarrow\) C} & & 2 & & & & & & & & - & - & - & - & - & \(\hat{\imath}\) & 2 \\
\hline BIXOR \#xx:3, @Rd & B & \multicolumn{2}{|l|}{\(\mathrm{C} \oplus(\overline{\# x x: 3 \text { of @Rd16 }}) \rightarrow \mathrm{C}\)} & & & 4 & & & & & & & - & - & - & - & - & \(\hat{\imath}\) & 6 \\
\hline BIXOR \#xx:3, @aa:8 & B & \multicolumn{2}{|l|}{\(C \oplus(\overline{\# x x: 3 ~ o f ~ @ a a: 8) ~} \rightarrow\) C} & & & & & & 4 & & & & - & - & - & - & - & \(\stackrel{\rightharpoonup}{\imath}\) & 6 \\
\hline BRA d:8 (BT d:8) & - & \multicolumn{2}{|l|}{\(\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{d}: 8\)} & & & & & & & 2 & & & - & - & - & - & - & - & 4 \\
\hline BRN d:8 (BF d:8) & - & \multicolumn{2}{|l|}{\(\mathrm{PC} \leftarrow \mathrm{PC}+2\)} & & & & & & & 2 & & & - & - & - & - & - & - & 4 \\
\hline BHI d:8 & - & \multirow[t]{8}{*}{if condition is true then \(\mathrm{PC} \leftarrow\) PC+d:8 else next;} & \(C \vee Z=0\) & & & & & & & 2 & & & - & - & - & - & - & - & 4 \\
\hline BLS d:8 & - & & \(C \vee Z=1\) & & & & & & & 2 & & & - & - & - & - & - & - & 4 \\
\hline BCC d:8 (BHS d:8) & - & & \(C=0\) & & & & & & & 2 & & & - & - & - & - & - & - & 4 \\
\hline BCS d:8 (BLO d:8) & - & & \(C=1\) & & & & & & & 2 & & & - & - & - & - & - & - & 4 \\
\hline BNE d:8 & - & & \(\mathrm{Z}=0\) & & & & & & & 2 & & & - & - & - & - & - & - & 4 \\
\hline BEQ d:8 & - & & \(\mathrm{Z}=1\) & & & & & & & 2 & & & - & - & - & - & - & - & 4 \\
\hline BVC d:8 & - & & \(\mathrm{V}=0\) & & & & & & & 2 & & & - & - & - & - & - & - & 4 \\
\hline BVS d:8 & - & & \(\mathrm{V}=1\) & & & & & & & 2 & & & - & - & - & - & - & - & 4 \\
\hline
\end{tabular}

Table 2-2. List of Instructions (6)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{3}{*}{Mnemonic} & \multirow[b]{3}{*}{\[
\stackrel{\underset{N}{N}}{N}
\]} & \multirow[b]{3}{*}{Operation} & \multirow[b]{3}{*}{Branching Condition} & \multicolumn{10}{|l|}{Addressing Mode and Instruction Length (Bytes)} & \multicolumn{6}{|r|}{\multirow[b]{2}{*}{Condition Code}} & \multirow[b]{3}{*}{\% \(\begin{gathered}0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0\end{gathered}\)} \\
\hline & & & & \multirow[t]{2}{*}{} & \multirow[b]{2}{*}{\[
\underset{\boldsymbol{r}}{\boldsymbol{r}}
\]} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{\[
\begin{gathered}
\stackrel{\mathbf{c}}{\mathbf{c}} \\
\underset{8}{2}
\end{gathered}
\]}} & \multirow[t]{2}{*}{} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} &  & & & & & & & \\
\hline & & & & & & & & & & & & & & & H & N & Z & v & C & \\
\hline BPL d:8 & - & if condition & \(\mathrm{N}=0\) & & & & & & & & 2 & & & - & - & - & - & - & - & 4 \\
\hline BMI d:8 & - & \(\mathrm{PC} \leftarrow\) & \(N=1\) & & & & & & & & 2 & & & - & - & - & - & - & - & 4 \\
\hline BGE d:8 & - & PC+d:8 & \(N \oplus \mathrm{~V}=0\) & & & & & & & & 2 & & & - & - & - & - & - & - & 4 \\
\hline BLT d:8 & - & else next; & \(N \oplus \mathrm{~V}=1\) & & & & & & & & 2 & & & - & - & - & - & - & - & 4 \\
\hline BGT d:8 & - & & \(\mathrm{Zv}(\mathrm{N} \oplus \mathrm{V})=0\) & & & & & & & & 2 & & & - & - & - & - & - & - & 4 \\
\hline BLE d:8 & - & & \(\mathrm{Zv}(\mathrm{N} \oplus \mathrm{V})=1\) & & & & & & & & 2 & & & - & - & - & - & - & - & 4 \\
\hline JMP @Rn & - & \(\mathrm{PC} \leftarrow \mathrm{Rn} 16\) & & & & 2 & 2 & & & & & & & - & - & - & - & - & - & 4 \\
\hline JMP @aa:16 & - & \(\mathrm{PC} \leftarrow \mathrm{aa}: 16\) & & & & & & & & 4 & & & & - & - & - & - & - & - & 6 \\
\hline JMP @@aa:8 & - & \(\mathrm{PC} \leftarrow\) @aa: & & & & & & & & & & 2 & & - & - & - & - & - & - & 8 \\
\hline BSR d:8 & - & \[
\begin{aligned}
& \text { SP-2 } \rightarrow \text { SP } \\
& \text { PC } \rightarrow \text { QSP } \\
& \text { PC } \leftarrow P C+d
\end{aligned}
\] & & & & & & & & & 2 & & & - & - & - & - & - & - & 6 \\
\hline JSR @Rn & - & \[
\begin{aligned}
& \mathrm{SP}-2 \rightarrow \mathrm{SP} \\
& \mathrm{PC} \rightarrow \text { @SP } \\
& \mathrm{PC} \leftarrow \text { Rn16 }
\end{aligned}
\] & & & & 2 & 2 & & & & & & & - & - & - & - & - & - & 6 \\
\hline JSR @aa:16 & - & \[
\begin{aligned}
& \mathrm{SP}-2 \rightarrow \mathrm{SP} \\
& \mathrm{PC} \rightarrow \text { @SP } \\
& \mathrm{PC} \leftarrow \mathrm{aa}: 16
\end{aligned}
\] & & & & & & & & 4 & & & & - & - & - & - & - & - & 8 \\
\hline JSR @@aa:8 & & \[
\begin{aligned}
& \text { SP-2 } \rightarrow \text { SP } \\
& \text { PC } \rightarrow \text { @SP } \\
& \text { PC } \leftarrow \text { @aa: }
\end{aligned}
\] & & & & & & & & & & 2 & & - & - & - & - & - & - & 8 \\
\hline RTS & - & \[
\begin{aligned}
& \mathrm{PC} \leftarrow @ \mathrm{SP} \\
& \mathrm{SP}+2 \rightarrow \mathrm{SP}
\end{aligned}
\] & & & & & & & & & & & 2 & - & - & - & - & - & - & 8 \\
\hline RTE & - & \[
\begin{aligned}
& \mathrm{CCR} \leftarrow @ \mathrm{~S} \\
& \mathrm{SP}+2 \rightarrow \mathrm{SP} \\
& \mathrm{PC} \leftarrow @ \mathrm{SP} \\
& \mathrm{SP}+2 \rightarrow \mathrm{SP}
\end{aligned}
\] & & & & & & & & & & & 2 & \(\hat{\imath}\) & \(\downarrow\) & \(\hat{\imath}\) & \(\imath\) & \(\checkmark\) & \(\imath\) & 10 \\
\hline SLEEP & - & Transit to sle & ep mode. & & & & & & & & & & 2 & - & - & - & - & - & - & 2 \\
\hline LDC \#xx:8, CCR & B & \#xx:8 \(\rightarrow\) CC & & 2 & & & & & & & & & & \(\hat{\imath}\) & \(\downarrow\) & \(\downarrow\) & \(\hat{\imath}\) & \(\downarrow\) & \(\hat{\imath}\) & 2 \\
\hline LDC Rs, CCR & B & Rs \(8 \rightarrow\) CCR & & & 2 & & & & & & & & & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\downarrow\) & \(\hat{\imath}\) & \(\checkmark\) & \(\hat{\imath}\) & 2 \\
\hline STC CCR, Rd & B & CCR \(\rightarrow\) Rd8 & & & 2 & & & & & & & & & - & - & - & - & - & - & 2 \\
\hline ANDC \#xx:8, CCR & B & CCR^\#xx:8 & \(\rightarrow\) CCR & 2 & & & & & & & & & & \(\downarrow\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\downarrow\) & \(\hat{\imath}\) & 2 \\
\hline ORC \#xx:8, CCR & B & CCRv\#xx:8 & \(\rightarrow\) CCR & 2 & & & & & & & & & & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & 2 \\
\hline
\end{tabular}

Table 2-2. List of Instructions (7)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{3}{*}{Mnemonic} & \multirow[b]{3}{*}{\[
\stackrel{N}{\mathrm{~N}}
\]} & \multirow[b]{3}{*}{Operation} & \multicolumn{9}{|l|}{Addressing Mode and Instruction Length (Bytes)} & \multicolumn{6}{|r|}{\multirow[b]{2}{*}{Condition Code}} & \multirow[b]{3}{*}{} \\
\hline & & & \multirow[t]{2}{*}{} & \multirow[b]{2}{*}{\(\stackrel{\sim}{\sim}\)} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[b]{2}{*}{} & & & & & & & \\
\hline & & & & & & & & & & & & 1 & H & N & Z & V & C & \\
\hline XORC \#xx:8, CCR & B & CCR \(\oplus\) \#x: \(8 \rightarrow \mathrm{CCR}\) & 2 & & & & & & & & & \(\uparrow\) & \(\downarrow\) & \(\hat{\imath}\) & \(\downarrow\) & \(\hat{\imath}\) & \(\uparrow\) & 2 \\
\hline NOP & - & \(\mathrm{PC} \leftarrow \mathrm{PC}+2\) & & & & & & & & & 2 & - & - & - & - & - & - & 2 \\
\hline EEPMOV & - & \[
\begin{aligned}
& \text { if R4L } \neq 0 \\
& \text { Repeat @R5 } \rightarrow \text { @R6 } \\
& \text { R5+1 } \rightarrow \text { R5 } \\
& \text { R6+1 } \rightarrow \text { R6 } \\
& \text { R4L-1 } \rightarrow \text { R4L } \\
& \text { Until R4L = 0 } \\
& \text { else next; } \\
& \hline
\end{aligned}
\] & & & & & & & & & 4 & - & - & - & - & - & - & (4) \\
\hline
\end{tabular}

Notes: * The number of execution states indicated here assumes that the operation code and operand data are in on-chip memory. For other cases, refer to section 2.5, Number of Execution States.
(1) Set to 1 when there is a carry or borrow at bit 11 ; otherwise cleared to 0 .
(2) When the result is 0 , the previous value remains unchanged; otherwise cleared to 0 .
(3) Set to 1 when there is a carry in the adjusted result; otherwise the previous value remains unchanged.
(4) The number of execution states is \(4 n+9\), with \(n\) being the value set in R4L.
(5) Set to 1 when the divisor is negative; otherwise cleared to 0 .
(6) Set to 1 when the divisor is 0 ; otherwise cleared to 0 .

\subsection*{2.5 Number of Execution States}

The tables here can be used to calculate the number of states required for instruction execution. Table 2-3 indicates the number of states required for each cycle (instruction fetch, branch address read, stack operation, byte data access, word data access, internal operation).
Table 2-4 indicates the number of cycles of each type occurring in each instruction. The total number of states required for execution of an instruction can be calculated from these two tables as follows:

Execution states \(=\mathrm{I} \times \mathrm{S}^{\mathrm{I}}+\mathrm{J} \times \mathrm{S}^{\mathrm{J}}+\mathrm{K} \times \mathrm{S}^{\mathrm{K}}+\mathrm{L} \times \mathrm{S}^{\mathrm{L}}+\mathrm{M} \times \mathrm{S}^{\mathrm{M}}+\mathrm{N} \times \mathrm{S}^{\mathrm{N}}\)

Examples: When instruction is fetched from on-chip ROM, and an on-chip RAM is accessed.
1. BSET \#0, @FF00

From table 2-4:
\(\mathrm{I}=\mathrm{L}=2, \quad \mathrm{~J}=\mathrm{K}=\mathrm{M}=\mathrm{N}=0\)
From table 2-3:
\(\mathrm{S}^{\mathrm{I}}=2, \quad \mathrm{SL}^{\mathrm{L}}=2\)
Number of states required for execution \(=2 \times 2+2 \times 2=8\)
When instruction is fetched from on-chip ROM, branch address is read from on-chip ROM, and on-chip RAM is used for stack area.
2. JSR @ @ 30

From table 2-4:
\(\mathrm{I}=2, \quad \mathrm{~J}=\mathrm{K}=1, \quad \mathrm{~L}=\mathrm{M}=\mathrm{N}=0\)
From table 2-3:
\(\mathrm{S}^{\mathrm{I}}=\mathrm{SJ}^{\mathrm{J}}=\mathrm{SK}=2\)
Number of states required for execution \(=2 \times 2+1 \times 2+1 \times 2=8\)

Table 2-3. Number of States Taken by Each Cycle in Instruction Execution
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Execution Status (instruction cycle)}} & \multicolumn{2}{|c|}{Access Location} \\
\hline & & On-Chip Memory & On-Chip Peripheral Module \\
\hline Instruction fetch & SI & & \\
\hline Branch address read & \(S^{J}\) & & \\
\hline Stack operation & \(\mathrm{S}^{K}\) & 2 & \\
\hline Byte data access & \(\mathrm{S}^{\text {L }}\) & & 2 or 3* \\
\hline Word data access & \(\mathrm{S}^{\text {M }}\) & & \\
\hline Internal operation & \(\mathrm{S}^{\mathrm{N}}\) & & \\
\hline
\end{tabular}
* Depends on which on-chip module is accessed. See the applicable hardware manual for details.

Table 2-4. Number of Cycles in Each Instruction
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Instruction & \multirow[t]{2}{*}{Mnemonic} & Instruction
Fetch & \[
\begin{gathered}
\text { Branch } \\
\text { Addr. Read }
\end{gathered}
\] & \[
\underset{\text { Operation }}{\text { Stack }}
\] & Byte Data
Access & Word Data
Access & \[
\left\lvert\, \begin{gathered}
\text { Internal } \\
\text { Operation }
\end{gathered}\right.
\] \\
\hline & & I & J & K & L & M & N \\
\hline ADD & \begin{tabular}{l}
ADD.B \#xx:8, Rd \\
ADD.B Rs, Rd \\
ADD.W Rs, Rd
\end{tabular} & \[
1
\] & & & & & \\
\hline ADDS & ADDS.W \#1/2, Rd & 1 & & & & & \\
\hline ADDX & ADDX.B \#xx:8, Rd ADDX.B Rs, Rd & \[
1
\] & & & & & \\
\hline AND & AND.B \#xx:8, Rd AND.B Rs, Rd & 1 & & & & & \\
\hline ANDC & ANDC \#xx:8, CCR & 1 & & & & & \\
\hline BAND & \[
\begin{aligned}
& \text { BAND \#xx:3, Rd } \\
& \text { BAND \#xx:3, @Rd } \\
& \text { BAND \#xx:3, @aa:8 }
\end{aligned}
\] & \[
\begin{aligned}
& 2 \\
& 2
\end{aligned}
\] & & & \[
1
\] & & \\
\hline Bcc &  & \[
\begin{aligned}
& 2 \\
& 2 \\
& 2 \\
& 2 \\
& 2 \\
& 2 \\
& 2 \\
& 2 \\
& 2 \\
& 2 \\
& 2 \\
& 2 \\
& 2 \\
& 2 \\
& 2 \\
& 2
\end{aligned}
\] & & & & & \\
\hline BCLR & \begin{tabular}{l}
BCLR \#xx:3, Rd \\
BCLR \#xx:3, @Rd \\
BCLR \#xx:3, @aa:8 \\
BCLR Rn, Rd
\end{tabular} & \[
\begin{aligned}
& 1 \\
& 2 \\
& 2 \\
& 1
\end{aligned}
\] & & & \[
2
\] & & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Instruction & Mnemonic & Instruction Fetch & Branch Addr. Read & Stack Operation & Byte Data Access & Word Data Access & Internal Operation \\
\hline & & I & J & K & L & M & N \\
\hline BCLR & \[
\begin{aligned}
& \text { BCLR Rn, @Rd } \\
& \text { BCLR Rn, @aa:8 }
\end{aligned}
\] & \[
\begin{aligned}
& 2 \\
& 2
\end{aligned}
\] & & & \[
\begin{aligned}
& 2 \\
& 2
\end{aligned}
\] & & \\
\hline BIAND & \[
\begin{aligned}
& \text { BIAND \#xx:3, Rd } \\
& \text { BIAND \#xx:3, @Rd } \\
& \text { BIAND \#xx:3, @aa:8 }
\end{aligned}
\] & \[
\begin{aligned}
& 1 \\
& 2 \\
& 2
\end{aligned}
\] & & & \[
\begin{aligned}
& 1 \\
& 1
\end{aligned}
\] & & \\
\hline BILD & BILD \#xx:3, Rd
BILD \#xx:3, @Rd
BILD \#xx:3, @ aa:8 & \[
\begin{aligned}
& 1 \\
& 2 \\
& 2
\end{aligned}
\] & & & \[
\begin{aligned}
& 1 \\
& 1
\end{aligned}
\] & & \\
\hline BIOR & BIOR \#xx:3, Rd
BIOR \#xx:3, @Rd
BIOR \#xx:3, @aa:8 & \[
\begin{aligned}
& 1 \\
& 2 \\
& 2
\end{aligned}
\] & & & \[
\begin{aligned}
& 1 \\
& 1
\end{aligned}
\] & & \\
\hline BIST & BIST \#xx:3, Rd
BIST \#xx:3, @Rd
BIST \#xx:3, @aa:8 & \[
\begin{aligned}
& 1 \\
& 2 \\
& 2
\end{aligned}
\] & & & \[
\begin{aligned}
& 2 \\
& 2
\end{aligned}
\] & & \\
\hline BIXOR & BIXOR \#xx:3, Rd
BIXOR \#xx:3, @Rd
BIXOR \#xx:3, @aa:8 & \[
\begin{aligned}
& 1 \\
& 2 \\
& 2
\end{aligned}
\] & & & \[
\begin{aligned}
& 1 \\
& 1
\end{aligned}
\] & & \\
\hline BLD & BLD \#xx:3, Rd
BLD \#xx:3, @Rd
BLD \#xx:3, @aa:8 & \[
\begin{aligned}
& 1 \\
& 2 \\
& 2
\end{aligned}
\] & & & \[
\begin{aligned}
& 1 \\
& 1
\end{aligned}
\] & & \\
\hline BNOT & BNOT \#xx:3, Rd
BNOT \#xx:3, @Rd
BNOT \#xx:3, @aa:8
BNOT Rn, Rd
BNOT Rn, @Rd
BNOT Rn, @aa:8 & \[
\begin{aligned}
& 1 \\
& 2 \\
& 2 \\
& 1 \\
& 2 \\
& 2
\end{aligned}
\] & & & \[
\begin{aligned}
& 2 \\
& 2 \\
& 2 \\
& 2
\end{aligned}
\] & & \\
\hline BOR & BOR \#xx:3, Rd
BOR \#xx:3, @Rd
BOR \#xx:3, @ aa:8 & \[
\begin{aligned}
& 1 \\
& 2 \\
& 2
\end{aligned}
\] & & & \[
\begin{aligned}
& 1 \\
& 1
\end{aligned}
\] & & \\
\hline BSET & BSET \#xx:3, Rd BSET \#xx:3, @Rd BSET \#xx:3, @aa:8 BSET Rn, Rd BSET Rn, @Rd & \[
\begin{aligned}
& 1 \\
& 2 \\
& 2 \\
& 1 \\
& 2
\end{aligned}
\] & & & \[
\begin{aligned}
& 2 \\
& 2 \\
& 2
\end{aligned}
\] & & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Instruction & Mnemonic & \begin{tabular}{|c} 
Instruction \\
Fetch
\end{tabular} & \begin{tabular}{c|c} 
Branch \\
Addr. Read
\end{tabular} & Stack Operation & \[
\begin{aligned}
& \text { Byte Data } \\
& \text { Access }
\end{aligned}
\] & Word Data Access & Internal Operation \\
\hline & & I & J & K & L & M & N \\
\hline BSET & BSET Rn, @aa:8 & 2 & & & 2 & & \\
\hline BSR & BSR d:8 & 2 & & 1 & & & \\
\hline BST & \begin{tabular}{l}
BST \#xx:3, Rd \\
BST \#xx:3, @Rd \\
BST \#xx:3, @aa:8
\end{tabular} & \[
\begin{aligned}
& 1 \\
& 2 \\
& 2
\end{aligned}
\] & & & \[
\begin{aligned}
& 2 \\
& 2
\end{aligned}
\] & & \\
\hline BTST & BTST \#xx:3, Rd
BTST \#xx:3, @Rd
BTST \#xx:3, @aa:8
BTST Rn, Rd
BTST Rn, @Rd
BTST Rn, @aa:8 & \[
\begin{aligned}
& 1 \\
& 2 \\
& 2 \\
& 1 \\
& 2 \\
& 2
\end{aligned}
\] & & & \begin{tabular}{l}
1 \\
1 \\
1 \\
1
\end{tabular} & & \\
\hline BXOR & \begin{tabular}{l}
BXOR \#xx:3, Rd \\
BXOR \#xx:3, @Rd \\
BXOR \#xx:3, @aa:8
\end{tabular} & \[
\begin{aligned}
& 1 \\
& 2 \\
& 2
\end{aligned}
\] & & & \[
\begin{aligned}
& 1 \\
& 1
\end{aligned}
\] & & \\
\hline CMP & CMP. B \#xx:8, Rd CMP. B Rs, Rd CMP.W Rs, Rd & \[
\begin{aligned}
& 1 \\
& 1 \\
& 1
\end{aligned}
\] & & & & & \\
\hline DAA & DAA.B Rd & 1 & & & & & \\
\hline DAS & DAS.B Rd & 1 & & & & & \\
\hline DEC & DEC.B Rd & 1 & & & & & \\
\hline DIVXU & DIVXU.B Rs, Rd & 1 & & & & & 12 \\
\hline EEPMOV & EEPMOV & 2 & & & \(2 \mathrm{n}+2^{*}\) & & 1 \\
\hline INC & INC.B Rd & 1 & & & & & \\
\hline JMP & \[
\begin{aligned}
& \text { JMP @Rn } \\
& \text { JMP @aa:16 } \\
& \text { JMP @ @aa:8 }
\end{aligned}
\] & \[
\begin{aligned}
& 2 \\
& 2 \\
& 2
\end{aligned}
\] & 1 & & & & \[
\begin{aligned}
& 2 \\
& 2
\end{aligned}
\] \\
\hline JSR & \[
\begin{aligned}
& \text { JSR @Rn } \\
& \text { JSR @aa:16 } \\
& \text { JSR @ @aa:8 }
\end{aligned}
\] & \[
\begin{aligned}
& 2 \\
& 2 \\
& 2
\end{aligned}
\] & 1 & \[
\begin{aligned}
& 1 \\
& 1 \\
& 1
\end{aligned}
\] & & & 2 \\
\hline LDC & \[
\begin{array}{|l}
\text { LDC \#xx:8, CCR } \\
\text { LDC Rs, CCR } \\
\hline
\end{array}
\] & \[
\begin{aligned}
& 1 \\
& 1
\end{aligned}
\] & & & & & \\
\hline MOV & MOV.B \#xx:8, Rd MOV.B Rs, Rd MOV.B @Rs, Rd & \[
\begin{aligned}
& 1 \\
& 1 \\
& 1
\end{aligned}
\] & & & 1 & & \\
\hline
\end{tabular}

\begin{tabular}{|l|l|c|c|c|c|c|c|}
\hline \multirow{2}{*}{ Instruction } & \multicolumn{1}{|c|}{ Mnemonic } & \begin{tabular}{c} 
Instruction \\
Fetch
\end{tabular} & \begin{tabular}{c} 
Branch \\
Addr. Read
\end{tabular} & \begin{tabular}{c} 
Stack \\
Operation
\end{tabular} & \begin{tabular}{c} 
Byte Data \\
Access
\end{tabular} & \begin{tabular}{c} 
Word Data \\
Access
\end{tabular} & \begin{tabular}{c} 
Internal \\
Operation
\end{tabular} \\
\hline & I & J & K & L & M & N \\
\hline SHLL & SHLL.B Rd & 1 & & & & & \\
\hline SHAL & SHAL.B Rd & 1 & & & & & \\
\hline SHAR & SHAR.B Rd & 1 & & & & & \\
\hline SHLR & SHLR.B Rd & 1 & & & & & \\
\hline SLEEP & SLEEP & 1 & & & & & \\
\hline STC & STC CCR, Rd & 1 & & & & & \\
\hline SUB & SUB.B Rs, Rd & 1 & & & & & \\
\hline SUBS & SUBS.W \#1/2, Rd & 1 & & & & & \\
\hline SUBX & SUBX.B \#xx:8, Rd & 1 & & & & & \\
\hline XOR & SUBX.B Rs, Rd & 1 & & & & & \\
\hline XOR.B \#xx:8, Rd & 1 & & & & & \\
\hline
\end{tabular}
* n : Initial value in R4L. The source and destination operands are accessed \(\mathrm{n}+1\) times each.

\section*{Section 3. CPU Operation States}

There are three CPU operation states, namely, program execution state, power-down state, and exception-handling state. In power-down state there are sleep mode, standby mode, and watch mode. These operation states are shown in figure 3-1. Figure 3-2 shows the state transitions. For further details please refer to the applicable hardware manual.


Figure 3-1. CPU Operation States


Figure 3-2. State Transitions

\subsection*{3.1 Program Execution State}

In program execution state the CPU executes program instructions in sequence.

\subsection*{3.2 Exception Handling States}

Exception-handling states are transient states occurring when exception handling is raised by a reset or interrupt, and the CPU changes its normal processing flow, branching to a start address acquired from a vector table. In exception handling caused by an interrupt, PC and CCR values are saved to the stack, with reference made to a stack pointer (R7).

\subsection*{3.2.1 Types and Priorities of Exception Handling}

Exception handling includes processing of reset exceptions and of interrupts. Table 3-1 summarizes the factors causing each kind of exception, and their priorities. Reset exception handling has the highest priority.

Table 3-1. Types of Exception Handling and Priorities
\begin{tabular}{llll} 
Priority & Exception source & Detection timing & \begin{tabular}{l} 
Timing for start of \\
exception handling
\end{tabular} \\
\hline High & Reset & Clock-synchronous & \begin{tabular}{l} 
Reset exception handling starts as \\
soon as \(\overline{\mathrm{RES}}\) pin changes from low \\
to high.
\end{tabular} \\
\cline { 3 - 4 } & & & \begin{tabular}{l} 
End of instruction \\
execution*
\end{tabular} \\
Interrupt & \begin{tabular}{l} 
When an interrupt request is made, \\
interupt exception handling starts \\
after execution of the present \\
instruction is completed.
\end{tabular} \\
\hline
\end{tabular}
* Interrupt detection is not made upon completion of ANDC, ORC, XORC, and LDC instruction execution, nor upon completion of reset exception handling.

\subsection*{3.2.2 Exception Sources and Vector Table}

The factors causing exception handling can be classified as in figure 3-3.
For details of exception handling, the vector numbers of each source, and the vector addresses, see the applicable hardware manual.


Figure 3-3. Classification of Exception Sources

\subsection*{3.2.3 Outline of Exception Handling Operation}

A reset has the highest priority of all exception handling. After the \(\overline{\mathrm{RES}}\) pin goes to low level putting the CPU in reset state, the \(\overline{\operatorname{RES}}\) pin is then put at high level, and reset exception handling is started at the point when the reset conditions are met. For details on reset conditions refer to the applicable hardware manual. When reset exception handling is started, the CPU gets a start address from the exception handling vector table, and starts executing the exception handling routine from that address. During execution of this routine and immediately after, all interrupts including NMI are masked.

When interrupt exception handling is started, the CPU refers to the stack pointer (R7) and pushes the PC and CCR contents to the stack. The CCR I bit is then set to 1 , a start address is acquired from the exception handling vector table, and the interrupt exception handling routine is executed from this address. The stack state in this case is as shown in figure 3-4.


Figure 3-4. Stack State after Completion of Interrupt Exception Handling

\subsection*{3.3 Reset State}

When the RES pin goes to low level, all processing stops and the system goes to reset state. The I bit of the condition code register (CCR) is set, masking all interrupts.

After the RES pin is changed externally from low to high level, reset exception handling starts at the point when the reset conditions are met. For details on reset conditions refer to the applicable hardware manual.

\subsection*{3.4 Power-Down State}

In power-down state the CPU operation is stopped, reducing power consumption. For details see the applicable hardware manual.

\section*{Section 4. Basic Operation Timing}

CPU operation is synchronized by a clock ( \(\phi\) ). The period from the rising edge of \(\phi\) to the next rising edge is called one state. A memory cycle or bus cycle consists of two or three states. For details on access to on-chip memory and to on-chip peripheral modules see the applicable hardware manual.

\subsection*{4.1 On-chip Memory (RAM, ROM)}

Two-state access is employed for high-speed access to on-chip memory. The data bus width is 16 bits, allowing access in byte or word size. Figure \(4-1\) shows the on-chip memory access cycle.


Figure 4-1. On-Chip Memory Access Cycle

\subsection*{4.2 On-chip Peripheral Modules and External Devices}

On-chip peripheral modules are accessed in two or three states. The data bus width is 8 bits, so access is made in byte size only. Access to word data or instruction codes is not possible. Figure 4-2 shows the on-chip peripheral module access cycle.


Figure 4-2. On-Chip Peripheral Module Access Cycle

\section*{H8/300L Series Programming Manual}

Publication Date: 1st Edition, December 1991
Published by: Business Planning Division
Semiconductor \& Integrated Circuits
Hitachi, Ltd.
Edited by: Technical Documentation Group
Hitachi Kodaira Semiconductor Co., Ltd.
Copyright © Hitachi, Ltd., 1991. All rights reserved. Printed in Japan.```


[^0]:    * Size: Operand size

    B: Byte
    W: Word

[^1]:    * Size: Operand size

    B: Byte
    W: Word

[^2]:    * Size: Operand size

[^3]:    * The branch address must be even.

[^4]:    * Register direct, register indirect, or absolute addressing.

[^5]:    * Register direct, register indirect, or absolute addressing.

[^6]:    * Register direct, register indirect, or absolute addressing.

[^7]:    * Register direct, register indirect, or absolute addressing.

[^8]:    * Register direct, register indirect, or absolute addressing.

[^9]:    * Register direct, register indirect, or absolute addressing.

[^10]:    * Register direct, register indirect, or absolute addressing.

[^11]:    * Register direct, register indirect, or absolute addressing.

[^12]:    * Register direct, register indirect, or absolute addressing.

[^13]:    * Register direct, register indirect, or absolute addressing.

[^14]:    * Register direct, register indirect, or absolute addressing.

[^15]:    * Register direct, register indirect, or absolute addressing.

[^16]:    * Register direct, register indirect, or absolute addressing.

