# Regarding the change of names mentioned in the document, such as Hitachi Electric and Hitachi XX, to Renesas Technology Corp. 

The semiconductor operations of Mitsubishi Electric and Hitachi were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Hitachi, Hitachi, Ltd., Hitachi Semiconductors, and other Hitachi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Renesas Technology Home Page: http://www.renesas.com

Renesas Technology Corp.
Customer Support Dept.
April 1, 2003

## Cautions

Keep safety first in your circuit designs!

1. Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (http://www.renesas.com).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.

## H8/300H Series

## Programming Manual

renesas

## Preface

The $\mathrm{H} 8 / 300 \mathrm{H}$ Series is built around a 32 -bit $\mathrm{H} 8 / 300 \mathrm{H}$ CPU core with sixteen 16 -bit registers, a concise, optimized instruction set designed for high-speed operation, and a 16-Mbyte linear address space. For easy migration from the H8/300 Series, the instruction set is upwardcompatible with the H8/300 Series at the object-code level. Programs coded in the high-level language C can be compiled to high-speed executable code.

This manual gives details of the $\mathrm{H} 8 / 300 \mathrm{H}$ CPU instructions and can be used with all microcontrollers in the $\mathrm{H} 8 / 300 \mathrm{H}$ Series.

For hardware details, refer to the relevant microcontroller hardware manual.

## Contents

Section 1 CPU ..... 1
1.1 Overview ..... 1
1.1.1 Features ..... 1
1.1.2 Differences from H8/300 CPU ..... 2
1.2 CPU Operating Modes ..... 3
1.3 Address Space ..... 7
1.4 Register Configuration ..... 8
1.4.1 Overview ..... 8
1.4.2 General Registers ..... 9
1.4.3 Control Registers ..... 10
1.4.4 Initial Register Values ..... 11
1.5 Data Formats ..... 12
1.5.1 General Register Data Formats ..... 12
1.5.2 Memory Data Formats ..... 13
1.6 Instruction Set ..... 15
1.6.1 Overview ..... 15
1.6.2 Instructions and Addressing Modes ..... 16
1.6.3 Tables of Instructions Classified by Function ..... 18
1.6.4 Basic Instruction Formats ..... 27
1.6.5 Addressing Modes and Effective Address Calculation ..... 28
Section 2 Instruction Descriptions ..... 35
2.1 Tables and Symbols ..... 35
2.1.1 Assembler Format. ..... 36
2.1.2 Operation ..... 37
2.1.3 Condition Code ..... 38
2.1.4 Instruction Format ..... 38
2.1.5 Register Specification ..... 39
2.1.6 Bit Data Access in Bit Manipulation Instructions ..... 40
2.2 Instruction Descriptions ..... 41
2.2.1 (1) ADD (B) ..... 42
2.2.1 (2) ADD (W) ..... 43
2.2.1 (3) ADD (L) ..... 44
2.2.2 ADDS ..... 45
2.2.3 ADDX ..... 46
2.2.4 (1) AND (B) ..... 47
2.2.4 (2) AND (W) ..... 48
2.2.4 (3) AND (L) ..... 49
2.2.5 ANDC ..... 50
2.2.6 BAND ..... 51
2.2.7 Bcc ..... 52
2.2.8 BCLR ..... 54
2.2.9 BIAND ..... 56
2.2.10 BILD ..... 57
2.2.11 BIOR ..... 58
2.2.12 BIST ..... 59
2.2.13 BIXOR ..... 60
2.2.14 BLD ..... 61
2.2.15 BNOT ..... 62
2.2.16 BOR ..... 64
2.2.17 BSET ..... 65
2.2.18 BSR ..... 67
2.2.19 BST ..... 68
2.2.20 BTST ..... 69
2.2.21 BXOR ..... 71
2.2.22 (1) CMP (B) ..... 72
2.2.22 (2) CMP (W) ..... 73
2.2.22 (3) CMP (L) ..... 74
2.2.23 DAA ..... 75
2.2.24 DAS ..... 77
2.2.25 (1) DEC (B) ..... 79
2.2.25 (2) DEC (W) ..... 80
2.2.25 (3) DEC (L) ..... 81
2.2.26 (1) DIVXS (B) ..... 82
2.2.26 (2) DIVXS (W) ..... 84
2.2.26 (3) DIVXS ..... 86
2.2.27 (1) DIVXU (B) ..... 90
2.2.27 (2) DIVXU (W) ..... 91
2.2.28 (1) EEPMOV (B) ..... 95
2.2.28 (2) EEPMOV (W) ..... 96
2.2.29 (1) EXTS (W) ..... 98
2.2.29 (2) EXTS (L) ..... 99
2.2.30 (1) EXTU (W) ..... 100
2.2.30 (2) EXTU (L) ..... 101
2.2.31 (1) INC (B) ..... 102
2.2.31 (2) INC (W) ..... 103
2.2.31 (3) INC (L) ..... 104
2.2.32 JMP ..... 105
2.2.33 JSR ..... 106
2.2.34 (1) LDC (B) ..... 108
2.2.34 (2) LDC (W) ..... 109
2.2.35 (1) MOV (B) ..... 111
2.2.35 (2) MOV (W) ..... 112
2.2.35 (3) MOV (L) ..... 113
2.2.35 (4) MOV (B) ..... 114
2.2.35 (5) MOV (W) ..... 116
2.2.35 (6) MOV (L) ..... 118
2.2.35 (7) MOV (B) ..... 120
2.2.35 (8) MOV (W) ..... 122
2.2.35 (9) MOV (L) ..... 124
2.2.36 MOVFPE ..... 126
2.2.37 MOVTPE ..... 127
2.2.38 (1) MULXS (B) ..... 128
2.2.38 (2) MULXS (W) ..... 129
2.2.39 (1) MULXU (B) ..... 130
2.2.39 (2) MULXU (W) ..... 131
2.2.40 (1) NEG (B) ..... 132
2.2.40 (2) NEG (W) ..... 133
2.2.40 (3) NEG (L) ..... 134
2.2.41 NOP ..... 135
2.2.42 (1) NOT (B) ..... 136
2.2.42 (2) NOT (W) ..... 137
2.2.42 (3) NOT (L) ..... 138
2.2.43 (1) OR (B) ..... 139
2.2.43 (2) OR (W) ..... 140
2.2.43 (3) OR (L) ..... 141
2.2.44 ORC ..... 142
2.2.45 (1) POP (W) ..... 143
2.2.45 (2) POP (L) ..... 144
2.2.46 (1) PUSH (W) ..... 145
2.2.46 (2) PUSH (L) ..... 146
2.2.47 (1) ROTL (B) ..... 147
2.2.47 (2) ROTL (W) ..... 148
2.2.47 (3) ROTL (L) ..... 149
2.2.48 (1) ROTR (B) ..... 150
2.2.48 (2) ROTR (W) ..... 151
2.2.48 (3) ROTR (L) ..... 152
2.2.49 (1) ROTXL (B) ..... 153
2.2.49 (2) ROTXL (W) ..... 154
2.2.49 (3) ROTXL (L) ..... 155
2.2.50 (1) ROTXR (B) ..... 156
2.2.50 (2) ROTXR (W) ..... 157
2.2.50 (3) ROTXR (L) ..... 158
2.2.51 RTE ..... 159
2.2.52 RTS ..... 160
2.2.53 (1) SHAL (B) ..... 161
2.2.53 (2) SHAL (W) ..... 162
2.2.53 (3) SHAL (L) ..... 163
2.2.54 (1) SHAR (B) ..... 164
2.2.54 (2) SHAR (W) ..... 165
2.2.54 (3) SHAR (L) ..... 166
2.2.55 (1) SHLL (B) ..... 167
2.2.55 (2) SHLL (W) ..... 168
2.2.55 (3) SHLL (L) ..... 169
2.2.56 (1) SHLR (B) ..... 170
2.2.56 (2) SHLR (W) ..... 171
2.2.56 (3) SHLR (L) ..... 172
2.2.57 SLEEP ..... 173
2.2.58 (1) STC (B) ..... 174
2.2.58 (2) STC (W) ..... 175
2.2.59 (1) SUB (B) ..... 177
2.2.59 (2) SUB (W) ..... 178
2.2.59 (3) SUB (L) ..... 179
2.2.60 SUBS ..... 180
2.2.61 SUBX ..... 181
2.2.62 TRAPA ..... 182
2.2.63 (1) XOR (B) ..... 183
2.2.63 (2) XOR (W) ..... 184
2.2.63 (3) XOR (L) ..... 185
2.2.64 XORC ..... 186
2.3 Instruction Set Summary ..... 187
2.4 Instruction Codes ..... 200
2.5 Operation Code Map ..... 209
2.6 Number of States Required for Instruction Execution ..... 212
2.7 Condition Code Modification ..... 221
2.8 Bus cycles During Instruction Execution ..... 226
Section 3 Processing States ..... 239
3.1 Overview ..... 239
3.2 Program Execution State ..... 241
3.3 Exception-Handling State ..... 241
3.3.1 Types of Exception Handling and Their Priority ..... 241
3.3.2 Exception-Handling Sequences ..... 242
3.4 Bus-Released State ..... 244
3.5 Reset State ..... 244
3.6 Power-Down State ..... 244
3.6.1 Sleep Mode ..... 244
3.6.2 Software Standby Mode ..... 244
3.6.3 Hardware Standby Mode ..... 244
Section 4 Basic Timing ..... 245
4.1 Overview ..... 245
4.2 On-Chip Memory (RAM, ROM) ..... 245
4.3 On-Chip Supporting Modules ..... 247
4.4 External Data Bus ..... 248

## Section 1 CPU

### 1.1 Overview

The H8/300H CPU is a high-speed central processing unit with an internal 32 -bit architecture that is upward-compatible with the $\mathrm{H} 8 / 300 \mathrm{CPU}$. The $\mathrm{H} 8 / 300 \mathrm{H}$ CPU has sixteen 16-bit general registers, can address a $16-\mathrm{Mbyte}$ linear address space, and is ideal for realtime control.

### 1.1.1 Features

The H8/300H CPU has the following features.

- Upward-compatible with H8/300 CPU
- Can execute H8/300 object programs
- General-register architecture
- Sixteen 16-bit general registers (also usable as sixteen 8-bit registers or eight 32 -bit registers)
- Sixty-two basic instructions
- 8/16/32-bit arithmetic and logic instructions
- Multiply and divide instructions
- Powerful bit-manipulation instructions
- Eight addressing modes
- Register direct [Rn]
— Register indirect [@ERn]
— Register indirect with displacement [@(d:16,ERn) or @(d:24,ERn)]
- Register indirect with post-increment or pre-decrement [@ERn+ or @-ERn]
— Absolute address [@aa:8, @aa:16, or @aa:24]
- Immediate [\#xx:8, \#xx:16, or \#xx:32]
— Program-counter relative [@(d:8,PC) or @(d:16,PC)]
— Memory indirect [@@aa:8]
- 16-Mbyte address space
- High-speed operation
- All frequently-used instructions execute in two to four states
- Maximum clock frequency: 16 MHz
- 8/16/32-bit register-register add/subtract: 125 ns
- $8 \times 8$-bit register-register multiply: 875 ns
- $16 \div 8$-bit register-register divide: 875 ns
- $16 \times 16$-bit register-register multiply: 1375 ns
- $32 \div 16$-bit register-register divide: 1375 ns
- Two CPU operating modes
- Normal mode
- Advanced mode
- Low-power mode
- Transition to power-down state by SLEEP instruction


### 1.1.2 Differences from H8/300 CPU

In comparison to the $\mathrm{H} 8 / 300 \mathrm{CPU}$, the $\mathrm{H} 8 / 300 \mathrm{H}$ CPU has the following enhancements.

- More general registers

Eight 16-bit registers have been added.

- Expanded address space

Normal mode supports the same 64-kbyte address space as the $\mathrm{H} 8 / 300$ CPU.

Advanced mode supports a maximum 16-Mbyte address space.

- Enhanced addressing

The addressing modes have been enhanced to make effective use of the 16-Mbyte address space.

- Enhanced instructions

Signed multiply/divide instructions and other instructions have been added.

### 1.2 CPU Operating Modes

The H8/300H CPU has two operating modes: normal and advanced. Normal mode supports a maximum 64-kbyte address space. Advanced mode supports up to 16 Mbytes. The mode is selected at the mode pins of the microcontroller. For further information, refer to the relevant hardware manual.


## Figure 1-1 CPU Operating Modes

(1) Normal Mode: The exception vector table and stack have the same structure as in the H8/300 CPU.

Address Space: A maximum address space of 64 kbytes can be accessed, as in the H8/300 CPU.
Extended Registers (En): The extended registers (E0 to E7) can be used as 16-bit data registers, or they can be combined with the general registers (R0 to R7) for use as 32-bit data registers. When En is used as a 16-bit register it can contain any value, even when the corresponding general register ( R 0 to R 7 ) is used as an address register. If the general register is referenced in the register indirect addressing mode with pre-decrement (@-Rn) or post-increment ( $@ \mathrm{Rn}+$ ) and a carry or borrow occurs, however, the value in the corresponding extended register will be affected.

Instruction Set: All additional instructions and addressing modes of the H8/300 CPU can be used. If a 24-bit effective address (EA) is specified, only the lower 16 bits are used.

Exception Vector Table and Memory Indirect Branch Addresses: In normal mode the top area starting at $\mathrm{H}^{\prime} 0000$ is allocated to the exception vector table. One branch address is stored per 16 bits (figure 1-2). The exception vector table differs depending on the microcontroller, so see the microcontroller hardware manual for further information.


Figure 1-2 Exception Vector Table (normal mode)
The memory indirect addressing mode (@ @aa:8) employed in the JMP and JSR instructions uses an 8-bit absolute address to specify a memory operand that contains a branch address. In normal mode the operand is a 16 -bit word operand, providing a 16-bit branch address. Branch addresses can be stored in the top area from $\mathrm{H}^{\prime} 0000$ to $\mathrm{H}^{\prime} 00 \mathrm{FF}$. Note that this area is also used for the exception vector table.

Stack Structure: When the program counter (PC) is pushed on the stack in a subroutine call, and the PC and condition-code register (CCR) are pushed on the stack in exception handling, they are stored in the same way as in the H8/300 CPU. See figure 1-3.
(a) Subroutine branch


Note: * Ignored at return.
(b) Exception handling


Figure 1-3 Stack Structure (normal mode)
(2) Advanced Mode: In advanced mode the exception vector table and stack structure differ from the $\mathrm{H} 8 / 300 \mathrm{CPU}$.

Address Space: Up to 16 Mbytes can be accessed linearly.
Extended Registers (En): The extended registers (E0 to E7) can be used as 16-bit data registers, or they can be combined with the general registers (R0 to R7) for use as 32-bit data registers. When a 32 -bit register is used as an address register, the upper 8 bits are ignored.

Instruction Set: All additional instructions and addressing modes of the $\mathrm{H} 8 / 300 \mathrm{H}$ can be used.
Exception Vector Table and Memory Indirect Branch Addresses: In advanced mode the top area starting at $\mathrm{H}^{\prime} 000000$ is allocated to the exception vector table in units of 32 bits. In each 32 bits, the upper 8 bits are ignored and a branch address is stored in the lower 24 bits (figure 1-4). The exception vector table differs depending on the microcontroller, so see the relevant hardware manual for further information.


Figure 1-4 Exception Vector Table (advanced mode)

The memory indirect addressing mode ( @ @aa:8) employed in the JMP and JSR instructions uses an 8 -bit absolute address to specify a memory operand that contains a branch address. In advanced mode the operand is a 32 -bit longword operand, of which the lower 24 bits are the branch address. Branch addresses can be stored in the top area from $\mathrm{H}^{\prime} 000000$ to $\mathrm{H}^{\prime} 0000 \mathrm{FF}$. Note that this area is also used for the exception vector table.

Stack Structure:When the program counter ( PC ) is pushed on the stack in a subroutine call, and the PC and condition-code register (CCR) are pushed on the stack in exception handling, they are stored as shown in figure 1-5.
(a) Subroutine branch


## (b) Exception handling



Figure 1-5 Stack Structure (advanced mode)

### 1.3 Address Space

Figure 1-6 shows a memory map of the $\mathrm{H} 8 / 300 \mathrm{H}$ CPU.
(a) Normal mode
(b) Advanced mode



Figure 1-6 Memory Map

### 1.4 Register Configuration

### 1.4.1 Overview

The $\mathrm{H} 8 / 300 \mathrm{H}$ CPU has the internal registers shown in figure 1-7. There are two types of registers: general and extended registers, and control registers.

General registers (Rn) and extended registers (En)

| 15 | 07 |  |
| :---: | :---: | :---: |
| E0 | R0H | R0L |
| E1 | R1H | R1L |
| E2 | R2H | R2L |
| E3 | R3H | R3L |
| E4 | R4H | R4L |
| E5 | R5H | R5L |
| E6 | R6H | R6L |
|  | E7 | R7H |

Control registers (CR)

| 23 | 0 |
| :---: | :---: |

## Legend

SP: Stack pointer
PC: Program counter
CCR: Condition code register
I: Interrupt mask bit
U: User bit or interrupt mask bit
H: Half-carry flag
N: Negative flag
Z: Zero flag
V: Overflow flag
C: Carry flag

Figure 1-7 CPU Registers

### 1.4.2 General Registers

The H8/300H CPU has eight 32-bit general registers. These general registers are all functionally alike and can be used without distinction between data registers and address registers. When a general register is used as a data register, it can be accessed as a 32 -bit, 16 -bit, or 8 -bit register. When the general registers are used as 32-bit registers or as address registers, they are designated by the letters ER (ER0 to ER7).

The ER registers divide into 16 -bit general registers designated by the letters E ( E 0 to E 7 ) and R (R0 to R7). These registers are functionally equivalent, providing a maximum sixteen 16-bit registers. The E registers (E0 to E7) are also referred to as extended registers.

The R registers divide into 8 -bit general registers designated by the letters $\mathrm{RH}(\mathrm{R} 0 \mathrm{H}$ to R 7 H ) and RL (R0L to R7L). These registers are functionally equivalent, providing a maximum sixteen 8-bit registers.

Figure 1-8 illustrates the usage of the general registers. The usage of each register can be selected independently.

## Address registers

- 32-bit registers
- 16-bit registers
- 8-bit registers


Figure 1-8 Usage of General Registers

General register ER7 has the function of stack pointer (SP) in addition to its general-register function, and is used implicitly in exception handling and subroutine calls. Figure 1-9 shows the stack.


Figure 1-9 Stack

### 1.4.3 Control Registers

The control registers are the 24 -bit program counter (PC) and the 8 -bit condition-code register (CCR).
(1) Program Counter (PC): This 24-bit counter indicates the address of the next instruction the CPU will execute. The length of all CPU instructions is 16 bits (one word) or a multiple of 16 bits, so the least significant PC bit is ignored. When an instruction is fetched, the least significant PC bit is regarded as 0 .
(2) Condition Code Register (CCR): This 8-bit register contains internal CPU status information, including the interrupt mask bit ( I ) and half-carry $(\mathrm{H})$, negative $(\mathrm{N})$, zero $(\mathrm{Z})$, overflow (V), and carry (C) flags.

Bit 7—Interrupt Mask Bit (I): Masks interrupts other than NMI when set to 1. (NMI is accepted regardless of the I bit setting.) The I bit is set to 1 by hardware at the start of an exceptionhandling sequence.

Bit 6-User Bit (U): Can be written and read by software using the LDC, STC, ANDC, ORC, and XORC instructions. This bit can also be used as an interrupt mask bit. For details see the relevant microcontroller hardware manual.

Bit 5-Half-Carry Flag (H): When the ADD.B, ADDX.B, SUB.B, SUBX.B, CMP.B, or NEG.B instruction is executed, this flag is set to 1 if there is a carry or borrow at bit 3 , and cleared to 0 otherwise. When the ADD.W, SUB.W, CMP.W, or NEG.W instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 11 , and cleared to 0 otherwise. When the ADD.L, SUB.L, CMP.L, or NEG.L instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 27, and cleared to 0 otherwise.

Bit 4-User Bit (U): Can be written and read by software using the LDC, STC, ANDC, ORC, and XORC instructions.

Bit 3-Negative Flag (N): Indicates the most significant bit (sign bit) of the result of an instruction.

Bit 2-Zero Flag (Z): Set to 1 to indicate a zero result, and cleared to 0 to indicate a non-zero result.

Bit 1—Overflow Flag (V): Set to 1 when an arithmetic overflow occurs, and cleared to 0 at other times.

Bit 0—Carry Flag (C): Set to 1 when a carry occurs, and cleared to 0 otherwise. Used by:

- Add instructions, to indicate a carry
- Subtract instructions, to indicate a borrow
- Shift and rotate instructions, to store the value shifted out of the end bit

The carry flag is also used as a bit accumulator by bit manipulation instructions. Some instructions leave some or all of the flag bits unchanged. For the action of each instruction on the flag bits, refer to the detailed descriptions of the instructions starting in section 2.2.1.

Operations can be performed on the CCR bits by the LDC, STC, ANDC, ORC, and XORC instructions. The $\mathrm{N}, \mathrm{Z}, \mathrm{V}$, and C flags are used as branching conditions for conditional branch (Bcc) instructions.

### 1.4.4 Initial Register Values

When the CPU is reset, the program counter (PC) is loaded from the vector table and the I bit in the condition-code register (CCR) is set to 1 . The other CCR bits and the general registers and extended registers are not initialized. In particular, the stack pointer (extended register E7 and general register R7) is not initialized. The stack pointer must therefore be initialized by an MOV.L instruction executed immediately after a reset.

### 1.5 Data Formats

The H8/300H CPU can process 1 -bit, 4 -bit, 8 -bit (byte), 16 -bit (word), and 32 -bit (longword) data. Bit-manipulation instructions operate on 1 -bit data by accessing bit $n(n=0,1,2, \ldots, 7)$ of byte operand data. The DAA and DAS decimal-adjust instructions treat byte data as two digits of 4-bit BCD data.

### 1.5.1 General Register Data Formats

Figure 1-10 shows the data formats in general registers.


## Figure 1-10 General Register Data Formats



## Figure 1-10 General Register Data Formats (cont)

### 1.5.2 Memory Data Formats

Figure 1-11 shows the data formats on memory. The H8/300H CPU can access word data and longword data on memory, but word or longword data must begin at an even address. If an attempt is made to access word or longword data at an odd address, no address error occurs but the least significant bit of the address is regarded as 0 , so the access starts at the preceding address. This also applies to instruction fetches.


Figure 1-11 Memory Data Formats
When ER7 is used as an address register to access the stack, the operand size should be word size or longword size.

### 1.6 Instruction Set

### 1.6.1 Overview

The $\mathrm{H} 8 / 300 \mathrm{H}$ CPU has 62 types of instructions, which are classified by function in table 1-1. For a detailed description of each instruction see section 2.2, Instruction Descriptions.

## Table 1-1 Instruction Classification

| Function | Instructions | Number |
| :--- | :--- | :--- |
| Data transfer | MOV, PUSH*1, POP*2, MOVTPE, MOVFPE | 3 |
| Arithmetic | ADD, SUB, ADDX, SUBX, INC, DEC, ADDS, SUBS, DAA, | 18 |
| operations | DAS, MULXU, MULXS, DIVXU, DIVXS, CMP, NEG, EXTS, |  |
| EXTU | AND, OR, XOR, NOT | 4 |
| Logic operations | SHAL, SHAR, SHLL, SHLR, ROTL, ROTR, ROTXL, | 8 |
| Shift | ROTXR |  |
| Bit manipulation | BSET, BCLR, BNOT, BTST, BAND, BIAND, BOR, BIOR, | 14 |
| Branch | Bcc*2, JMP, BSR, JSR, RTS | 5 |
| System control | TRAPA, RTE, SLEEP, LDC, STC, ANDC, ORC, XORC, NOP | 9 |
| Block data transfer | EEPMOV | 1 |

Notes: The shaded instructions are not present in the $\mathrm{H} 8 / 300$ instruction set.

1. POP.W Rn and PUSH.W Rn are identical to MOV.W @SP+, Rn and MOV.W Rn, @-SP. POP.L ERn and PUSH.L ERn are identical to MOV.L @SP+, ERn and MOV.L ERn, @-SP.
2. Bcc is the generic designation of a conditional branch instruction.
1.6.2 Instructions and Addressing Modes
Table 1-2 indicates the instructions available in the $\mathrm{H} 8 / 300 \mathrm{H} \mathrm{CPU}$.
Table 1-2 Instruction Set Overview Addressing Modes

| Function | Instruction | \#xx | Rn | @ERn | @(d:16,ERn) | @(d:24,ERn) | @ERn+/@-ERn | @aa:8 | @aa:16 | @aa:24 | @(d:8,PC) | @(d:16,PC) | @@aa:8 | - |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data transfer | MOV | BWL | BWL | BWL | BWL | BWL | BWL | B | BWL | BWL | - | - | - | - |
|  | POP, PUSH | - | - | - | - | - | - | - | - | - | - | - | - | WL |
|  | MOVFPE, MOVTPE | - | - | - | - | - | - | - | B | - | - | - | - | - |
| Arithmetic operations | ADD, CMP | BWL | BWL | - | - | - | - | - | - | - | - | - | - | - |
|  | SUB | WL | BWL | - | - | - | - | - | - | - | - | - | - | - |
|  | ADDX, <br> SUBX | B | B | - | - | - | - | - | - | - | - | - | - | - |
|  | ADDS, SUBS | - | $L^{* 1}$ | - | - | - | - | - | - | - | - | - | - | - |
|  | INC, DEC | - | BWL | - | - | - | - | - | - | - | - | - | - | - |
|  | DAA, DAS | - | B | - | - | - | - | - | - | - | - | - | - | - |
|  | mULXU, DIVXU | - | BW | - | - | - | - | - | - | - | - | - | - | - |
|  | MULXS, DIVXS | - | BW | - | - | - | - | - | - | - | - | - | - | - |
|  | NEG |  | BWL | - | - | - | - | - | - | - | - | - | - | - |
|  | EXTU, EXTS | - | WL | - | - | - | - | - | - | - | - | - | - | - |
| Logic operations | $\begin{aligned} & \text { AND, OR, } \\ & \text { XOR } \end{aligned}$ | BWL | BWL | - | - | - | - | - | - | - | - | - | - | - |
|  | NOT | - | BWL | - | - | - | - | - | - | - | - | - | - | - |
| Shift |  | - | BWL | - | - | - | - | - | - | - | - | - | - | - |
| Bit manipulation |  | - | B | B | - | - | - | B | - | - | - | - | - | - |

Table 1-2 Instruction Set Overview (cont)

| Function | Instruction | \#xx | Rn | @ERn | @(d:16,ERn) | @(d:24,ERn) | @ERn+/@-ERn | @aa:8 | @aa:16 | @aa:24 | @(d:8,PC) | @(d:16,PC) | @@aa:8 | - |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Branch | Bcc, BSR | - | - | - | - | - | - | - | - | - | $\bigcirc$ | $\bigcirc$ | - | - |
|  | JMP, JSR | - | - | $\bigcirc$ | - | - | - | - | - | $\bigcirc{ }^{* 2}$ | - | - | $\bigcirc$ | - |
|  | RTS | - | - | - | - | - | - | - | - | - | - | - | - | $\bigcirc$ |
| System control | TRAPA | - | - | - | - | - | - | - | - | - | - | - | - | $\bigcirc$ |
|  | RTE | - | - | - | - | - | - | - | - | - | - | - | - | $\bigcirc$ |
|  | SLEEP | - | - | - | - | - | - | - | - | - | - | - | - | $\bigcirc$ |
|  | LDC | B | B | W | W | W | W | - | W | W | - | - | - | - |
|  | STC | - | B | W | W | W | W | - | W | W | - | - | - | - |
|  | ANDC, ORC, XORC | B | - | - | - | - | - | - | - | - | - | - | - | - |
|  | NOP | - | - | - | - | - | - | - | - | - | - | - | - | $\bigcirc$ |
| Block data transfer | EEPMOV.B | - | - | - | - | - | - | - | - | - | - | - | - | $\bigcirc$ |
|  | EEPMOV.W | - | - | - | - | - | - | - | - | - | - | - | - | $\bigcirc$ |

Legend
B: Byte
W: Word
L: Longword

- : Newly added instruction in H8/300H CPU H8/300 CPU it was word size.) (The H8/300 CPU used 16 bits.)
Notes: 1.


### 1.6.3 Tables of Instructions Classified by Function

Table 1-3 summarizes the instructions in each functional category. The notation used in table 1-3 is defined next.

## Operation Notation

| Rd | General register (destination)* |
| :---: | :---: |
| Rs | General register (source)* |
| Rn | General register* |
| ERn | General register (32-bit register) |
| (EAd) | Destination operand |
| (EAs) | Source operand |
| CCR | Condition code register |
| N | $N$ (negative) bit of CCR |
| Z | Z (zero) bit of CCR |
| V | $V$ (overflow) bit of CCR |
| C | C (carry) bit of CCR |
| PC | Program counter |
| SP | Stack pointer |
| \#IMM | Immediate data |
| disp | Displacement |
| + | Addition |
| - | Subtraction |
| $\times$ | Multiplication |
| $\div$ | Division |
| $\wedge$ | AND logical |
| $\checkmark$ | OR logical |
| $\oplus$ | Exclusive OR logical |
| $\rightarrow$ | Move |
| $\neg$ | Not |
| :3/:8/:16/:24 | 3-, 8-, 16-, or 24-bit length |
| Note: * General registers include 8-bit registers (R0H/R0L to R7H/R7L), 16-bit registers (R0 to R7, E0 to E7), and 32-bit registers (ER0 to ER7). |  |

Table 1-3 Instructions Classified by Function

| Type | Instruction | Size* | Function |
| :---: | :---: | :---: | :---: |
| Data transfer | MOV | B/W/L | (EAs) $\rightarrow \mathrm{Rd}, \quad \mathrm{Rs} \rightarrow$ (EAd) <br> Moves data between two general registers or between a general register and memory, or moves immediate data to a general register. |
|  | MOVFPE | B | $(\mathrm{EAs}) \rightarrow \mathrm{Rd}$ <br> Moves external memory contents (addressed by @aa:16) to a general register in synchronization with an E clock. |
|  | MOVTPE | B | $R s \rightarrow$ (EAd) <br> Moves general register contents to an external memory location (addressed by @aa:16) in synchronization with an E clock. |
|  | POP | W/L | $@ S P+\rightarrow R n$ <br> Pops a register from the stack. POP.W Rn is identical to MOV.W @SP+, Rn. POP.L ERn is identical to MOV.L @SP+, ERn. |
|  | PUSH | W/L | $\mathrm{Rn} \rightarrow @-\mathrm{SP}$ <br> Pushes a register onto the stack. PUSH.W Rn is identical to MOV.W Rn, @-SP. PUSH.L ERn is identical to MOV.L ERn, @-SP. |

Note: * Size refers to the operand size.
B: Byte
W: Word
L: Longword

Table 1-3 Instructions Classified by Function (cont)

| Type | Instruction | Size* | Function |
| :---: | :---: | :---: | :---: |
| Arithmetic operations | ADD <br> SUB | B/W/L | $R d \pm R s \rightarrow R d, \quad R d \pm \# I M M \rightarrow R d$ <br> Performs addition or subtraction on data in two general registers, or on immediate data and data in a general register. (Immediate byte data cannot be subtracted from data in a general register. Use the SUBX or ADD instruction.) |
|  | ADDX <br> SUBX | B | $R d \pm R s \pm C \rightarrow R d, R d \pm \# M M \pm C \rightarrow R d$ <br> Performs addition or subtraction with carry or borrow on byte data in two general registers, or on immediate data and data in a general register. |
|  | INC <br> DEC | B/W/L | $\mathrm{Rd} \pm 1 \rightarrow \mathrm{Rd}, \quad \mathrm{Rd} \pm 2 \rightarrow \mathrm{Rd}$ <br> Increments or decrements a general register by 1 or 2. (Byte operands can be incremented or decremented by 1 only.) |
|  | ADDS <br> SUBS | L | $\mathrm{Rd} \pm 1 \rightarrow \mathrm{Rd}, \mathrm{Rd} \pm 2 \rightarrow \mathrm{Rd}, \mathrm{Rd} \pm 4 \rightarrow \mathrm{Rd}$ Adds or subtracts the value 1, 2, or 4 to or from data in a 32-bit register. |
|  | $\begin{aligned} & \text { DAA } \\ & \text { DAS } \end{aligned}$ | B | Rd decimal adjust $\rightarrow$ Rd Decimal-adjusts an addition or subtraction result in a general register by referring to the CCR to produce 4-bit BCD data. |
|  | MULXS | B/W | $\mathrm{Rd} \times \mathrm{Rs} \rightarrow \mathrm{Rd}$ <br> Performs signed multiplication on data in two general registers: either 8 bits $\times 8$ bits $\rightarrow 16$ bits or 16 bits $\times 16$ bits $\rightarrow 32$ bits. |
|  | MULXU | B/W | $\mathrm{Rd} \times \mathrm{Rs} \rightarrow \mathrm{Rd}$ <br> Performs unsigned multiplication on data in two general registers: either 8 bits $\times 8$ bits $\rightarrow 16$ bits or 16 bits $\times 16$ bits $\rightarrow 32$ bits. |
|  | DIVXS | B/W | $R d \div R s \rightarrow R d$ <br> Performs signed division on data in two general registers: either 16 bits $\div 8$ bits $\rightarrow 8$-bit quotient and 8 -bit remainder or 32 bits $\div 16$ bits $\rightarrow 16$-bit quotient and 16 -bit remainder. |

Note: * Size refers to the operand size.
B: Byte
W: Word
L: Longword

## Table 1-3 Instructions Classified by Function (cont)

| Type | Instruction | Size* | Function |
| :---: | :---: | :---: | :---: |
| Arithmetic operations | DIVXU | B/W | $\mathrm{Rd} \div \mathrm{Rs} \rightarrow \mathrm{Rd}$ <br> Performs unsigned division on data in two general registers: either 16 bits $\div 8$ bits $\rightarrow 8$-bit quotient and 8 bit remainder or 32 bits $\div 16$ bits $\rightarrow 16$-bit quotient and 16-bit remainder. |
|  | CMP | B/W/L | Rd-Rs, Rd-\#IMM <br> Compares data in a general register with data in another general register or with immediate data, and sets the CCR according to the result. |
|  | NEG | B/W/L | $0-\mathrm{Rd} \rightarrow \mathrm{Rd}$ <br> Takes the two's complement (arithmetic complement) of data in a general register. |
|  | EXTS | W/L | $R d$ (sign extension) $\rightarrow$ Rd <br> Extends byte data in the lower 8 bits of a 16-bit register to word data, or extends word data in the lower 16 bits of a 32-bit register to longword data, by extending the sign bit. |
|  | EXTU | W/L | $R d$ (zero extension) $\rightarrow$ Rd Extends byte data in the lower 8 bits of a 16-bit register to word data, or extends word data in the lower 16 bits of a 32-bit register to longword data, by padding with zeros. |
| Logic operations | AND | B/W/L | $R d \wedge R s \rightarrow R d, \quad R d \wedge \# I M M \rightarrow R d$ Performs a logical AND operation on a general register and another general register or immediate data. |
|  | OR | B/W/L | $R d \vee R s \rightarrow R d, \quad R d \vee \# I M M \rightarrow R d$ Performs a logical OR operation on a general register and another general register or immediate data. |
|  | XOR | B/W/L | $\mathrm{Rd} \oplus \mathrm{Rs} \rightarrow \mathrm{Rd}, \quad \mathrm{Rd} \oplus \# \mathrm{MM} \rightarrow \mathrm{Rd}$ Performs a logical exclusive OR operation on a general register and another general register or immediate data. |
|  | NOT | B/W/L | $\neg(\mathrm{Rd}) \rightarrow(\mathrm{Rd})$ <br> Takes the one's complement of general register contents. |

Note: * Size refers to the operand size.
B: Byte
W: Word
L: Longword

Table 1-3 Instructions Classified by Function (cont)

| Type | Instruction | Size* | Function |
| :---: | :---: | :---: | :---: |
| Shift operations | $\begin{aligned} & \hline \text { SHAL } \\ & \text { SHAR } \end{aligned}$ | B/W/L | $\mathrm{Rd}(\text { shift }) \rightarrow \mathrm{Rd}$ <br> Performs an arithmetic shift on general register contents. |
|  | SHLL SHLR | B/W/L | $\mathrm{Rd}(\text { shift }) \rightarrow \mathrm{Rd}$ <br> Performs a logical shift on general register contents. |
|  | $\begin{aligned} & \text { ROTL } \\ & \text { ROTR } \end{aligned}$ | B/W/L | Rd (rotate) $\rightarrow$ Rd <br> Rotates general register contents. |
|  | ROTXL ROTXR | B/W/L | Rd (rotate) $\rightarrow \mathrm{Rd}$ <br> Rotates general register contents through the carry bit. |
| Bit-manipulation instructions | BSET | B | $1 \rightarrow(<\text { bit-No.> of <EAd> })$ <br> Sets a specified bit in a general register or memory operand to 1 . The bit number is specified by 3 -bit immediate data or the lower three bits of a general register. |
|  | BCLR | B | $0 \rightarrow(<\text { bit-No. }>\text { of }<\text { EAd }>)$ <br> Clears a specified bit in a general register or memory operand to 0 . The bit number is specified by 3 -bit immediate data or the lower three bits of a general register. |
|  | BNOT | B | $\neg(<$ bit-No.> of <EAd>) $\rightarrow$ (<bit-No.> of <EAd>) Inverts a specified bit in a general register or memory operand. The bit number is specified by 3-bit immediate data or the lower three bits of a general register. |
|  | BTST | B | $\neg$ (<bit-No.> of <EAd>) $\rightarrow$ Z <br> Tests a specified bit in a general register or memory operand and sets or clears the Z flag accordingly. The bit number is specified by 3-bit immediate data or the lower three bits of a general register. |
|  | BAND | B | $\mathrm{C} \wedge(<\text { bit-No. }>\text { of }<E A d>) \rightarrow \mathrm{C}$ <br> ANDs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag. |
|  | BIAND | B | $\mathrm{C} \wedge \neg$ (<bit-No.> of $<\mathrm{EAd}>$ ) $\rightarrow \mathrm{C}$ <br> ANDs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag. <br> The bit number is specified by 3 -bit immediate data. |

Note: * Size refers to the operand size.
B: Byte
W: Word
L: Longword

## Table 1-3 Instructions Classified by Function (cont)

| Type | Instruction | Size* | Function |
| :---: | :---: | :---: | :---: |
| Bit-manipulation instructions | BOR | B | $C \vee(<\text { bit-No. }>\text { of }<E A d>) \rightarrow C$ <br> ORs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag. |
|  | BIOR | B | $C \vee[\neg(<$ bit-No. $>$ of $<E A d>)] \rightarrow C$ <br> ORs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag. <br> The bit number is specified by 3-bit immediate data. |
|  | BXOR | B | $C \oplus(<\text { bit-No. }>\text { of }<E A d>) \rightarrow C$ <br> Exclusive-ORs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag. |
|  | BIXOR | B | $C \oplus[\neg$ (<bit-No.> of <EAd>) $] \rightarrow C$ <br> Exclusive-ORs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag. <br> The bit number is specified by 3-bit immediate data. |
|  | BLD | B | $(<\text { bit-No.> of <EAd>) } \rightarrow \text { C }$ <br> Transfers a specified bit in a general register or memory operand to the carry flag. |
|  | BILD | B | $\neg$ (<bit-No.> of <EAd>) $\rightarrow$ C <br> Transfers the inverse of a specified bit in a general register or memory operand to the carry flag. <br> The bit number is specified by 3 -bit immediate data. |
|  | BST | B | $\mathrm{C} \rightarrow(<\text { bit-No. }>\text { of }<\mathrm{EAd}>)$ <br> Transfers the carry flag value to a specified bit in a general register or memory operand. |
|  | BIST | B | $\neg \mathrm{C} \rightarrow(<\text { bit-No. }>\text { of }<\mathrm{EAd}>)$ <br> Transfers the inverse of the carry flag value to a specified bit in a general register or memory operand. <br> The bit number is specified by 3-bit immediate data. |

Note: * Size refers to the operand size.
B: Byte

Table 1-3 Instructions Classified by Function (cont)

| Type | Instruction | Size* | Function |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Branching instructions | Bcc | - | Branches to a specified address if a specified condition is true. The branching conditions are listed below. |  |  |
|  |  |  | Mnemonic | Description | Condition |
|  |  |  | BRA(BT) | Always (true) | Always |
|  |  |  | BRN(BF) | Never (false) | Never |
|  |  |  | BHI | High | $C \vee Z=0$ |
|  |  |  | BLS | Low or same | $C \vee Z=1$ |
|  |  |  | Bcc(BHS) | Carry clear (high or same) | $\mathrm{C}=0$ |
|  |  |  | BCS(BLO) | Carry set (low) | $C=1$ |
|  |  |  | BNE | Not equal | $\mathrm{Z}=0$ |
|  |  |  | BEQ | Equal | $\mathrm{Z}=1$ |
|  |  |  | BVC | Overflow clear | $\mathrm{V}=0$ |
|  |  |  | BVS | Overflow set | $\mathrm{V}=1$ |
|  |  |  | BPL | Plus | $\mathrm{N}=0$ |
|  |  |  | BMI | Minus | $\mathrm{N}=1$ |
|  |  |  | BGE | Greater or equal | $\mathrm{N} \oplus \mathrm{V}=0$ |
|  |  |  | BLT | Less than | $\mathrm{N} \oplus \mathrm{V}=1$ |
|  |  |  | BGT | Greater than | $\mathrm{Z} \vee(\mathrm{N} \oplus \mathrm{V})=0$ |
|  |  |  | BLE | Less or equal | $\mathrm{Z} \vee(\mathrm{N} \oplus \mathrm{V})=1$ |
|  | JMP | - | Branches unconditionally to a specified address. |  |  |
|  | BSR | - | Branches to a subroutine at a specified address. |  |  |
|  | JSR | - | Branches to a subroutine at a specified address. |  |  |
|  | RTS | - | Returns from a subroutine. |  |  |

Note: * Size refers to the operand size.

Table 1-3 Instructions Classified by Function (cont)

| Type | Instruction | Size* | Function |
| :---: | :---: | :---: | :---: |
| System control instructions | TRAPA | - | Starts trap-instruction exception handling. |
|  | RTE | - | Returns from an exception-handling routine. |
|  | SLEEP | - | Causes a transition to the power-down state. |
|  | LDC | B/W | $(\mathrm{EAs}) \rightarrow \mathrm{CCR}$ <br> Moves the source operand contents to the condition code register. Byte transfer is performed in the \#xx:8, Rs addressing mode and word transfer in other addressing modes. |
|  | STC | B/W | CCR $\rightarrow$ (EAd) <br> Transfers the CCR contents to a destination location. Byte transfer is performed in the Rd addressing mode and word transfer in other addressing modes. |
|  | ANDC | B | CCR $\wedge$ \#IMM $\rightarrow$ CCR <br> Logically ANDs the condition code register with immediate data. |
|  | ORC | B | CCR $\vee$ \#IMM $\rightarrow$ CCR <br> Logically ORs the condition code register with immediate data. |
|  | XORC | B | $\mathrm{CCR} \oplus \# \mathrm{IMM} \rightarrow \mathrm{CCR}$ <br> Logically exclusive-ORs the condition code register with immediate data. |
|  | NOP | - | $\mathrm{PC}+2 \rightarrow \mathrm{PC}$ <br> Only increments the program counter. |

Note: * Size refers to the operand size.
B: Byte
W: Word

Table 1-3 Instructions Classified by Function (cont)

| Type | Instruction | Size* | Function |
| :---: | :---: | :---: | :---: |
| Block data transfer instruction | EEPMOV.B | - | if $\mathrm{R} 4 \mathrm{~L} \neq 0$ then |
|  |  |  | Repeat @ER5 + $\rightarrow$ @ER6 + $R 4 L-1 \rightarrow R 4 L$ |
|  |  |  | Until R4L $=0$ |
|  |  |  | else next; |
|  | EEPMOV.W | - | if $R 4 \neq 0$ then |
|  |  |  | $\begin{aligned} & \text { Repeat @ER5 }+\rightarrow \text { @ER6 + } \\ & \text { R4 }-1 \rightarrow \text { R4L } \end{aligned}$ |
|  |  |  | Until R4 $=0$ |
|  |  |  | else next; |
|  |  |  | Transfers a data block according to parameters set in general registers R4L or R4, ER5, and R6. |
|  |  |  | R4L or R4: size of block (bytes) |
|  |  |  | ER5: starting source address |
|  |  |  | R6: starting destination address |
|  |  |  | Execution of the next instruction begins as soon as the transfer is completed. |

Note: * Size refers to the operand size.

### 1.6.4 Basic Instruction Formats

The H8/300H instructions consist of 2-byte (1-word) units. An instruction consists of an operation field (OP field), a register field (r field), an effective address extension (EA field), and a condition field (cc).

Operation Field: Indicates the function of the instruction, the effective address, and the operation to be carried out on the operand. The operation field always includes the first four bits of the instruction. Some instructions have two operation fields.

Register Field: Specifies a general register. Address registers are specified by 3 bits, data registers by 3 bits or 4 bits. Some instructions have two register fields. Some have no register field.

Effective Address Extension: Eight, 16, or 32 bits specifying immediate data, an absolute address, or a displacement. A 24 -bit address or a displacement is treated as 32 -bit data in which the first 8 bits are 0 .

Condition Field: Specifies the branching condition of Bcc instructions.
Figure 1-12 shows examples of instruction formats.
(1) Operation field only

(2) Operation field and register fields

| op | rn | rm |
| :---: | :---: | :---: |

ADD. Rn, Rm, etc.
(3) Operation field, register fields, and effective address extension

| op | rn | rm |
| :---: | :---: | :---: |
| EA (disp) |  |  |

(4) Operation field, effective address extension, and condition field

| op | cc | EA (disp) |
| :---: | :---: | :---: |

Figure 1-12 Instruction Formats

### 1.6.5 Addressing Modes and Effective Address Calculation

(1) Addressing Modes: The $\mathrm{H} 8 / 300 \mathrm{H}$ CPU supports the eight addressing modes listed in table 14. Each instruction uses a subset of these addressing modes. Arithmetic and logic instructions can use the register direct and immediate modes. Data transfer instructions can use all addressing modes except program-counter relative and memory indirect. Bit manipulation instructions use register direct, register indirect, or absolute (8-bit) addressing mode to specify an operand, and register direct (BSET, BCLR, BNOT, and BTST instructions) or immediate (3-bit) addressing mode to specify a bit number in the operand.

## Table 1-4 Addressing Modes

| No. | Addressing Mode | Symbol |
| :--- | :--- | :--- |
| 1 | Register direct | Rn |
| 2 | Register indirect | @ERn |
| 3 | Register indirect with displacement | @(d:16,ERn)/@(d:24,ERn) |
| 4 | Register indirect with post-increment <br> Register indirect with pre-decrement | @ERn+ |
| 5 | Absolute address | @-ERn |
| 6 | Immediate | @aa:8/@aa:16/@aa:24 |
| 7 | Program-counter relative | \#xx:8/\#xx:16/\#xx:32 |
| 8 | Memory indirect | @(d:8,PC)/@(d:16,PC) |

1 Register Direct-Rn: The register field of the instruction specifies an 8-, 16-, or 32-bit general register containing the operand. R0H to R7H and R0L to R7L can be specified as 8 -bit registers. R0 to R7 and E0 to E7 can be specified as 16-bit registers. ER0 to ER7 can be specified as 32-bit registers.

2 Register Indirect—@ERn: The register field of the instruction code specifies an address register (ERn), the lower 24 bits of which contain the address of a memory operand.

3 Register Indirect with Displacement—@(d:16, ERn) or @(d:24, ERn): A 16-bit or 24-bit displacement contained in the instruction is added to an address register (an extended register paired with a general register) specified by the register field of the instruction, and the lower 24 bits of the sum specify the address of a memory operand. A 16-bit displacement is sign-extended when added.

## 4 Register Indirect with Post-Increment or Pre-Decrement-@ERn+ or @-ERn:

- Register indirect with post-increment-@ERn+

The register field of the instruction code specifies an address register (ERn), the lower 24 bits of which contain the address of a memory operand. After the operand is accessed, 1,2 , or 4 is added to the address register contents ( 32 bits) and the sum is stored in the address register. The value added is 1 for byte access, 2 for word access, or 4 for longword access. For word or longword access, the register value should be even.

- Register indirect with pre-decrement-@-ERn

The value 1 , 2 , or 4 is subtracted from an address register (ERn) specified by the register field in the instruction code, and the lower 24 bits of the result becomes the address of a memory operand. The result is also stored in the address register. The value subtracted is 1 for byte access, 2 for word access, or 4 for longword access. For word or longword access, the resulting register value should be even.

5 Absolute Address—@aa:8, @aa:16, or @aa:24: The instruction code contains the absolute address of a memory operand. The absolute address may be 8 bits long ( $@ a a: 8$ ), 16 bits long ( $@ a \mathrm{aa}: 16$ ), or 24 bits long ( $@ a \mathrm{aa}: 24$ ). For an 8 -bit absolute address, the upper 16 bits are all assumed to be 1 (H'FFFF). For a 16-bit absolute address the upper 8 bits are a sign extension. A 24-bit absolute address can access the entire address space. Table 1-5 indicates the accessible address ranges.

## Table 1-5 Absolute Address Access Ranges

|  | Normal Mode | Advanced Mode |
| :--- | :--- | :--- |
| 8 bits | H'FF00 to H'FFFF | H'FFFF00 to H'FFFFF |
| (@aa:8) | $(65,280$ to 65,535) | $(16,776,960$ to $16,777,215)$ |
| 16 bits | H' $^{\prime} 0000$ to H'FFFF | H'000000 to H'007FFF, H'FF8000 to H'FFFFFF $^{\prime} 0$ to $32,767,16,744,448$ to 16,777,215) |
| (@aa:16) | $(0$ to 65,535) | $(0$ ''00000 to H'FFFFF |
| 24 bits | H'0000 to H'FFFF | H' |
| (@aa:24) | $(0$ to 65,535) | $(0$ to $16,777,215)$ |

For further details on the accessible range, see the relevant microcontroller hardware manual.
6 Immediate—\#xx:8, \#xx:16, or \#xx:32: The instruction contains 8-bit (\#xx:8), 16-bit (\#xx:16), or 32-bit (\#xx:32) immediate data as an operand.

The ADDS, SUBS, INC, and DEC instructions contain immediate data implicitly. Some bit manipulation instructions contain 3-bit immediate data in the second or fourth byte of the instruction, specifying a bit number. The TRAPA instruction contains 2-bit immediate data in the second byte of the instruction, specifying a vector address.

7 Program-Counter Relative—@(d:8, PC) or @(d:16, PC): This mode is used in the Bcc and BSR instructions. An 8 -bit or 16-bit displacement contained in the instruction is sign-extended and added to the 24 -bit program counter (PC) contents to generate a branch address. The PC value to which the displacement is added is the address of the first byte of the next instruction, so the possible branching range is -126 to +128 bytes ( -63 to +64 words) or -32766 to +32768 bytes ( -16383 to +16384 words) from the branch instruction. The resulting value should be an even number.

8 Memory Indirect—@ @aa:8: This mode can be used by the JMP and JSR instructions. The second byte of the instruction specifies a memory operand by an 8 -bit absolute address. This memory operand contains a branch address. The upper 8 bits of the absolute address are assumed to be $0\left(\mathrm{H}^{\prime} 00\right)$, so the address range is 0 to 255 ( $\mathrm{H}^{\prime} 0000$ to $\mathrm{H}^{\prime} 00 \mathrm{FF}$ in normal mode, $\mathrm{H}^{\prime} 000000$ to $\mathrm{H}^{\prime} 0000 \mathrm{FF}$ in advanced mode). In normal mode the memory operand is a word operand and the branch address is 16 bits long. In advanced mode the memory operand is a longword operand. The first byte is ignored and the branch address is 24 bits long. Note that the first part of the address range is also the exception vector area. For further details see the relevant microcontroller hardware manual.


Figure 1-13 Branch Address Specification in Memory Indirect Mode
If an odd address is specified in word or longword memory access, or as a branch address, the least significant bit is regarded as 0 , causing access to be performed at the address preceding the specified address. [See (2) Memory Data Formats in section 1.5.2 for further information.]
(2) Effective Address Calculation: Table 1-6 indicates how effective addresses are calculated in each addressing mode. In normal mode the upper 8 bits of the effective address are ignored in order to generate a 16-bit address.
Table 1-6 Effective Address Calculation

| No. | Addressing Mode and Instruction Format | Effective Address Calculation | Effective Address (EA) |
| :---: | :---: | :---: | :---: |
| (1) | Register direct Rn |  | Operands are contents of regm and regn |
| (2) |  |  |  |
| (3) | Register indirect with displacement @(d:16, ERn) |  |  |
| (4) | Register indirect with post-increment or pre-decrement <br> - Register indirect with post-increment <br> - Register indirect with pre-decrement @-ERn |  |  |

Table 1-6 Effective Address Calculation (cont)

Table 1-6 Effective Address Calculation (cont)


## Legend

reg, regm, regn: General registers
op: Operation field
disp: Displacement
abs: Absolute address
IMM: Immediate data

## Section 2 Instruction Descriptions

### 2.1 Tables and Symbols

This section explains how to read the tables describing each instruction. Note that the descriptions of some instructions extend over two pages or more.

Mnemonic (full name): Gives the full and mnemonic names of the instruction.

Type: Indicates the type of instruction.
Operation: Describes the instruction in symbolic notation. (See section 2.1.2, Operation.)

Assembly-Language Format: Indicates the assembly-language format of the instruction. (See section 2.1.1, Assembler Format.)

Operand Size: Indicates the available operand sizes.
Condition Code: Indicates the effect of instruction execution on the flag bits in the CCR. (See section 2.1.3, Condition Code.)

Description: Describes the operation of the instruction in detail.
Available Registers: Indicates which registers can be specified in the register field of the instruction.

Operand Format and Number of States Required for Execution: Shows the addressing modes and instruction format together with the number of states required for execution.

Notes: Gives notes concerning execution of the instruction.

### 2.1.1 Assembler Format



The operand size is byte (B), word (W), or longword (L). Some instructions are restricted to a limited set of operand sizes.

The symbol <EA> indicates that two or more addressing modes can be used. The H8/300H CPU supports the eight addressing modes listed next. Effective address calculation is described in section 1.7, Effective Address Calculation.

| Symbol | Addressing Mode |
| :--- | :--- |
| Rn | Register direct |
| $@ E R n$ | Register indirect |
| @(d:16, ERn)/@(d:24, ERn) | Register indirect with displacement (16-bit or 24-bit) |
| $@ E R n+, @-E R n$ | Register indirect with post-increment or pre-decrement |
| $@ a a: 8 / 16 / 24$ | Absolute address (8-bit, 16-bit, or 24-bit) |
| $\# x x: 8 / 16 / 32$ | Immediate (8-bit, 16-bit, or 32-bit) |
| $@(d: 8$, PC)/@(d:16, PC) | Program-counter relative (8-bit or 16-bit) |
| $@ @ a a: 8$ | Memory indirect |

### 2.1.2 Operation

The symbols used in the operation descriptions are defined as follows.

| Symbol | Meaning |
| :---: | :---: |
| Rd | General destination register* |
| Rs | General source register* |
| Rn | General register* |
| ERd | General destination register (address register or 32-bit register) |
| ERs | General source register (address register or 32-bit register) |
| ERn | General register (32-bit register) |
| (EAd) | Destination operand |
| (EAs) | Source operand |
| PC | Program counter |
| SP | Stack pointer |
| CCR | Condition-code register |
| N | $N$ (negative) flag in CCR |
| Z | Z (zero) flag in CCR |
| V | $V$ (overflow) flag in CCR |
| C | C (carry) flag in CCR |
| disp | Displacement |
| $\rightarrow$ | Transfer from the operand on the left to the operand on the right, or transition from the state on the left to the state on the right |
| $+$ | Addition of the operands on both sides |
| - | Subtraction of the operand on the right from the operand on the left |
| $\times$ | Multiplication of the operands on both sides |
| $\div$ | Division of the operand on the left by the operand on the right |
| $\wedge$ | Logical AND of the operands on both sides |
| $\checkmark$ | Logical OR of the operands on both sides |
| $\oplus$ | Logical exclusive OR of the operands on both sides |
| ᄀ | Logical NOT (logical complement) |
| ( ) < > | Contents of effective address of the operand |
| Note: * General registers include 8-bit registers (ROH to R7H and ROL to R7L), 16-bit registers (R0 to R7 ad E0 to E7) and 32-bit registers. |  |

### 2.1.3 Condition Code

The symbols used in the condition-code description are defined as follows.

| Symbol | Meaning |
| :--- | :--- |
| $\hat{\imath}$ | Changes according to the result of the instruction |
| $*$ | Undetermined (no guaranteed value) |
| 0 | Always cleared to 0 |
| - | Not affected by execution of the instruction |
| $\Delta$ | Varies depending on conditions; see the notes. |

### 2.1.4 Instruction Format

The symbols used in the instruction format descriptions are listed below.

| Symbol | Meaning |
| :--- | :--- |
| IMM | Immediate data (2, 3, 8, 16, or 32 bits) |
| abs | Absolute address (8, 16, or 24 bits) |
| disp | Displacement (8, 16, or 24 bits) |
| rs, rd, rn | Register number (4 bits. The symbol rs corresponds to operand symbols such <br> as Rs. The symbol rd corresponds to operand symbols such as Rd. The symbol <br> rn corresponds to the operand symbol Rn.) |
| ers, erd, ern | Register number (3 bits. The symbol ers corresponds to operand symbols such <br> as ERs. The symbol erd corresponds to operand symbols such as ERd and <br> @ERd. The symbol ern corresponds to the operand symbol ERn.) |

### 2.1.5 Register Specification

Address Register Specification: When a general register is used as an address register [@ERn, @(d:16, ERn), @(d:24, ERn), @ERn+, or @-ERn], the register is specified by a 3-bit register field (ers or erd). The lower 24 bits of the register are valid.

Data Register Specification: A general register can be used as a 32-bit, 16-bit, or 8-bit data register, which is specified by a 3-bit register number. When a 32-bit register (ERn) is used as a longword data register, it is specified by a 3-bit register field (ers, erd, or ern). When a 16-bit register is used as a word data register, it is specified by a 4-bit register field (rs, rd, or rn). The lower 3 bits specify the register number. The upper bit is set to 1 to specify an extended register (En) or cleared to 0 to specify a general register ( Rn ). When an 8 -bit register is used as a byte data register, it is specified by a 4-bit register field (rs, rd, or rn). The lower 3 bits specify the register number. The upper bit is set to 1 to specify a low register ( RnL ) or cleared to 0 to specify a high register $(\mathrm{RnH})$. This is shown next.

| Address Register 32-bit Register |  | 16-bit Register |  | 8-bit Register |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Register Field | General Register | Register Field | General Register | Register Field | General Register |
| 000 | ER0 | 0000 | R0 | 0000 | ROH |
| 001 | ER1 | 0001 | R1 | 0001 | R1H |
| 111 | ER7 | 0111 | R7 | 0111 | R7H |
|  |  | 1000 | E0 | 1000 | EOL |
|  |  | 1001 | E1 | 1001 | E1L |
|  |  | 1111 | E7 | 1111 | E7L |

### 2.1.6 Bit Data Access in Bit Manipulation Instructions

Bit data is accessed as the n -th bit ( $\mathrm{n}=0,1,2,3, \ldots, 7$ ) of a byte operand in a general register or memory. The bit number is given by 3 -bit immediate data, or by the lower 3 bits of a general register value.

Example 1: To set bit 3 in R 2 H to 1


Example 2: To load bit 5 at address H'FFFF02 into the bit accumulator

BLD \#5, @FFFF02


The operand size and addressing mode are as indicated for register or memory operand data.

### 2.2 Instruction Descriptions

The instructions are described starting in section 2.2.1.

### 2.2.1 (1) ADD (B)

ADD (ADD binary)
Add Binary

## Operation

$\mathrm{Rd}+(\mathrm{EAs}) \rightarrow \mathrm{Rd}$
Assembly-Language Format
ADD.B <EAs>, Rd

Operand Size
Byte

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | $\hat{\imath}$ | - | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ |

H : Set to 1 if there is a carry at bit 3; otherwise cleared to 0 .
N : Set to 1 if the result is negative; otherwise cleared to 0 .
Z : Set to 1 if the result is zero; otherwise cleared to 0 .
V: Set to 1 if an overflow occurs; otherwise cleared to 0 .
C: Set to 1 if there is a carry at bit 7 ; otherwise cleared to 0 .

## Description

This instruction adds the source operand to the contents of an 8-bit register Rd (destination operand) and stores the result in the 8 -bit register Rd.

## Available Registers

Rd: R0L to R7L, R0H to R7H
Rs: R0L to R7L, R0H to R7H
Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  | No. of <br> States |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte |  |  |
| Immediate | ADD.B | \#xx:8, Rd | 8 | rd | IMM |  |  | 2 |
| Register direct | ADD.B | Rs, Rd | 0 | 8 | rs | rd |  |  |

## Notes

## Operation

$\mathrm{Rd}+(\mathrm{EAs}) \rightarrow \mathrm{Rd}$
Assembly-Language Format
ADD.W <EAs>, Rd

## Operand Size

Word

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | $\hat{\imath}$ | - | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ |

H : Set to 1 if there is a carry at bit 11 ; otherwise cleared to 0 .
N : Set to 1 if the result is negative; otherwise cleared to 0 .
Z: Set to 1 if the result is zero; otherwise cleared to 0 .
V: Set to 1 if an overflow occurs; otherwise cleared to 0 .
C: Set to 1 if there is a carry at bit 15 ; otherwise cleared to 0 .

## Description

This instruction adds the source operand to the contents of a 16-bit register Rd (destination operand) and stores the result in the 16-bit register Rd.

## Available Registers

Rd: R 0 to $\mathrm{R} 7, \mathrm{E} 0$ to E 7
Rs: R0 to R7, E0 to E7
Operand Format and Number of States Required for Execution

| Addressing Mode | Mnemonic | Operands |  |  |  | uct | Format |  | No. of States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte |  | 2nd byte |  | 3rd byte | 4th byte |  |
| Immediate | ADD.W | \#xx:16, Rd | 7 | 9 | 1 | rd |  |  | 4 |
| Register direct | ADD.W | Rs, Rd | 0 | 9 | rs | rd |  |  | 2 |

## Notes

## Operation

$\mathrm{ERd}+(\mathrm{EAs}) \rightarrow \mathrm{ERd}$
Assembly-Language Format
ADD.L <EAs>, ERd

## Operand Size

Longword

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | $\hat{\imath}$ | - | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ |

H : Set to 1 if there is a carry at bit 27 ; otherwise cleared to 0 .
N : Set to 1 if the result is negative; otherwise cleared to 0 .
Z: Set to 1 if the result is zero; otherwise cleared to 0 .
V: Set to 1 if an overflow occurs; otherwise cleared to 0 .
C: Set to 1 if there is a carry at bit 31 ; otherwise cleared to 0 .

## Description

This instruction adds the source operand to the contents of a 32-bit register ERd (destination operand) and stores the result in the 32-bit register ERd.

## Available Registers

ERd: ER0 to ER7
ERs: ER0 to ER7

## Operand Format and Number of States Required for Execution

| Addressing Mode | Mnemonic | Operands | Instruction Format |  |  |  |  |  |  | No. of States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | 2nd byte | 3rd byte | 4th byte | 5th byte | 6th byte |  |
| Immediate | ADD.L | \#xx:32, ERd | 7 | A | 1 0erd |  |  |  |  | 6 |
| Register direct | ADD.L | Rs, ERd | 0 | A | 0 ers 0 erd |  |  |  |  | 2 |

## Notes

### 2.2.2 ADDS

ADDS (ADD with Sign extension)

## Operation

$\mathrm{Rd}+1 \rightarrow \mathrm{ERd}$
$\mathrm{Rd}+2 \rightarrow \mathrm{ERd}$
Rd $+4 \rightarrow$ ERd

## Assembly-Language Format

ADDS \#1,ERd
ADDS \#2, ERd
ADDS \#4, ERd

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

H: Previous value remains unchanged.
N : Previous value remains unchanged.
Z: Previous value remains unchanged.
V: Previous value remains unchanged.
C: Previous value remains unchanged.

## Operand Size

Longword

## Description

This instruction adds the immediate value 1,2 , or 4 to the contents of a 32-bit register ERd. Differing from the ADD instruction, it does not affect the condition code flags.

## Available Registers

ERd: ER0 to ER7

## Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  |  | No. of |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte | States |  |  |
| Register direct | ADDS | \#1, ERd | 0 | B | 0 | 0 erd |  |  | 2 |
| Register direct | ADDS | \#2, ERd | 0 | B | 8 | 0 | erd |  |  |
| Register direct | ADDS | \#4, ERd | 0 | B | 9 | 0 | erd |  | 2 |

## Notes

### 2.2.3 ADDX

## Operation

$\mathrm{Rd}+(\mathrm{EAs})+\mathrm{C} \rightarrow \mathrm{Rd}$

Assembly-Language Format
ADDX <EAs>, Rd
Operand Size
Byte

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | $\hat{\imath}$ | - | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ |

H: Set to 1 if there is a carry at bit 3; otherwise cleared to 0 .
N : Set to 1 if the result is negative; otherwise cleared to 0 .
Z: Previous value remains unchanged if the result is zero; otherwise cleared to 0 .
V : Set to 1 if an overflow occurs; otherwise cleared to 0 .
C: Set to 1 if there is a carry at bit 7 ; otherwise cleared to 0 .

## Description

This instruction adds the source operand and carry flag to the contents of an 8-bit register Rd (destination register) and stores the result in the 8 -bit register Rd.

## Available Registers

Rd: R0L to R7L, R0H to R7H
Rs: R0L to R7L, R0H to R7H

## Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  | No. of <br> States |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte |  |  |
| Immediate | ADDX |  | 9 | rd | IMM |  |  | 2 |
| Register direct | ADDX |  | 0 | E | $\mathrm{rs} \quad \mathrm{rd}$ |  |  | 2 |

## Notes

## Operation

$\mathrm{Rd} \wedge(\mathrm{EAs}) \rightarrow \mathrm{Rd}$
Assembly-Language Format
AND. B <EAs>, Rd

## Operand Size

Byte

## Condition Code

| I | UI | H | U | N | Z | V |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | 0 | - |

$\mathrm{H}: ~ P r e v i o u s ~ v a l u e ~ r e m a i n s ~ u n c h a n g e d . ~$
N : Set to 1 if the result is negative; otherwise cleared to 0 .
Z: Set to 1 if the result is zero; otherwise cleared to 0.
V: Always cleared to 0 .
C: Previous value remains unchanged.

## Description

This instruction ANDs the source operand with the contents of an 8-bit register Rd (destination register) and stores the result in the 8 -bit register Rd.

## Available Registers

Rd: R0L to R7L, R0H to R7H
Rs: R0L to R7L, R0H to R7H
Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  | No. of <br> States |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte |  |  |
| Immediate | AND.B | \#xx:8, Rd | E | rd | IMM |  |  | 2 |
| Register direct | AND.B | Rs, Rd | 1 | 6 | rs | rd |  |  |

## Notes

### 2.2.4 (2) AND (W)

AND (AND logical)

## Operation

$\mathrm{Rd} \wedge(\mathrm{EAs}) \rightarrow \mathrm{Rd}$
Assembly-Language Format
AND.W <EAs>, Rd

Operand Size
Word

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | 0 | - |

H: Previous value remains unchanged.
N : Set to 1 if the result is negative; otherwise cleared to 0 .
Z: Set to 1 if the result is zero; otherwise cleared to 0 .
V: Always cleared to 0 .
C: Previous value remains unchanged.

## Description

This instruction ANDs the source operand with the contents of a 16-bit register Rd (destination register) and stores the result in the 16-bit register Rd .

## Available Registers

Rd: R0 to R7, E0 to E7
Rs: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

| Addressing Mode | Mnemonic | Operands | Instruction Format |  |  |  |  |  | No. of States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  | 3rd byte | 4th byte |  |
| Immediate | AND.W | \#xx:16, Rd | 7 | 9 | 6 | rd |  |  | 4 |
| Register direct | AND.W | Rs, Rd | 6 | 6 | rs | rd |  |  | 2 |

## Notes

## Operation

$\mathrm{ERd} \wedge(\mathrm{EAs}) \rightarrow \mathrm{ERd}$

Assembly-Language Format
AND.L <EAs>, ERd

## Operand Size

Longword

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | 0 | - |

$\mathrm{H}: ~ P r e v i o u s ~ v a l u e ~ r e m a i n s ~ u n c h a n g e d . ~$
N : Set to 1 if the result is negative; otherwise cleared to 0 .
Z: Set to 1 if the result is zero; otherwise cleared to 0.
V: Always cleared to 0 .
C: Previous value remains unchanged.

## Description

This instruction ANDs the source operand with the contents of a 32-bit register ERd (destination register) and stores the result in the 32-bit register ERd.

## Available Registers

ERd: ER0 to ER7
ERs: ER0 to ER7

## Operand Format and Number of States Required for Execution

| Addressing Mode | Mnemonic | Operands | Instruction Format |  |  |  |  |  |  |  |  | No. of States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte |  | 2nd byte |  | 3rd byte |  | 4th byte | 5th byte | 6th byte |  |
| Immediate | AND.L | \#xx:32, ERd | 7 | A | 6 | 0 erd |  |  |  |  |  | 6 |
| Register direct | AND.L | Rs, ERd | 0 | 1 | F | 0 | 6 | 6 | 0 ers 0 erd |  |  | 4 |

## Notes

## Operation

CCR $\wedge$ \#IMM $\rightarrow$ CCR

Assembly-Language Format
ANDC \#xx:8, CCR

Operand Size
Byte

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ |

I: Stores the corresponding bit of the result.
UI: Stores the corresponding bit of the result
H: Stores the corresponding bit of the result.
U : Stores the corresponding bit of the result
N : Stores the corresponding bit of the result.
Z: Stores the corresponding bit of the result.
V: Stores the corresponding bit of the result.
C : Stores the corresponding bit of the result.

## Description

This instruction ANDs the contents of the condition-code register (CCR) with immediate data and stores the result in the condition-code register. No interrupt requests, including NMI, are accepted immediately after execution of this instruction.

## Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |
|  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte |  |
| Immediate | ANDC | \#xx:8, CCR | 0 | 6 | IMM |  |  |

## Notes

## Operation

$\mathrm{C} \wedge(\langle$ bit No. $>$ of $\langle\mathrm{EAd}\rangle) \rightarrow \mathrm{C}$

## Assembly-Language Format

BAND \#xx:3, <EAd>

## Operand Size

Byte

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | $\hat{\imath}$ |

H: Previous value remains unchanged.
N : Previous value remains unchanged.
Z: Previous value remains unchanged.
V: Previous value remains unchanged.
C: Stores the result of the operation.

## Description

This instruction ANDs a specified bit in the destination operand with the carry bit and stores the result in the carry bit. The bit number is specified by 3-bit immediate data. The destination operand contents remain unchanged.


## Available Registers

Rd: R0L to R7L, R0H to R7H
ERd: ER0 to ER7

## Operand Format and Number of States Required for Execution

| Addressing Mode* | Mnemonic | Operands | Instruction Format |  |  |  |  |  |  |  | No. of States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte |  | 2nd byte |  | 3rd byte |  | 4th byte |  |  |
| Register direct | BAND | \#xx:3.Rd | 7 | 6 | 0 IMM | rd |  |  |  |  | 2 |
| Register indirect | BAND | \#xx:3.@ERd | 7 | C | 0 erd | 0 | 7 | 6 | 0 IMM | 0 | 6 |
| Absolute address | BAND | \#xx:3.@aa:8 | 7 | E | ab |  | 7 | 6 | 0 IMM | 0 | 6 |

Note: * The addressing mode is the addressing mode of the destination operand <EAd>.

## Notes

See the corresponding LSI hardware manual for details on the access range for $@ a=8$.

## Operation

If condition is true, then

$$
\mathrm{PC}+\operatorname{disp} \rightarrow \mathrm{PC}
$$

else next;

## Assembly-Language Format

Bcc disp
$\rightarrow$ Condition field

## Operand Size

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

H : Previous value remains unchanged.
N : Previous value remains unchanged.
Z: Previous value remains unchanged.
V: Previous value remains unchanged.
C: Previous value remains unchanged.

## Description

If the condition specified in the condition field (cc) is true, a displacement is added to the program counter (PC) and execution branches to the resulting address. The PC value used in the address calculation is the starting address of the instruction immediately following the Bcc instruction. The displacement is a signed 8 -bit or 16 -bit value. The branch destination address can be located in the range from -126 to +128 bytes or -32766 to +32768 bytes from the Bcc instruction.

| Mnemonic | Meaning | cc | Condition | Signed/Unsigned* |
| :--- | :--- | :---: | :--- | :--- |
| BRA (BT) | Always (true) | 0000 | True |  |
| BRn (BF) | Never (false) | 0001 | False |  |
| BHI | HIgh | 0010 | $\mathrm{C} \vee Z=0$ | $\mathrm{X}>\mathrm{Y}$ (unsigned) |
| BLS | Low or Same | 0011 | $\mathrm{C} \vee Z=1$ | $\mathrm{X} \leq \mathrm{Y}$ (unsigned) |
| BCC (BHS) | Carry Clear (High or Same) | 0100 | $\mathrm{C}=0$ | $\mathrm{X} \geq \mathrm{Y}$ (unsigned) |
| BCS (BLO) | Carry Set (LOw) | 0101 | $\mathrm{C}=1$ | $\mathrm{X}<\mathrm{Y}$ (unsigned) |
| BNE | Not Equal | 0110 | $\mathrm{Z}=0$ | $\mathrm{X} \neq \mathrm{Y}$ (unsigned or signed) |
| BEQ | EQual | 0111 | $\mathrm{Z}=1$ | $\mathrm{X}>\mathrm{Y}$ (unsigned or signed) |
| BVC | oVerflow Clear | 1000 | $\mathrm{~V}=0$ |  |
| BVS | oVerflow Set | 1001 | $\mathrm{~V}=1$ |  |
| BPL | PLus | 1010 | $\mathrm{~N}=0$ |  |
| BMI | Minus | 1011 | $\mathrm{~N}=1$ |  |
| BGE | Greater or Equal | 1100 | $\mathrm{~N} \oplus \mathrm{~V}=0$ | $\mathrm{X} \geq \mathrm{Y}$ (signed) |
| BLT | Less Than | 1101 | $\mathrm{~N} \oplus \mathrm{~V}=1$ | $\mathrm{X}<\mathrm{Y}$ (signed) |
| BGT | Greater Than | 1110 | $\mathrm{Z} \vee(\mathrm{N} \oplus \mathrm{V})=0$ | $\mathrm{X}>\mathrm{Y}$ (signed) |
| BLE | Less or Equal | 1111 | $\mathrm{Z} \vee(\mathrm{N} \oplus \mathrm{V})=1$ | $\mathrm{X} \leq \mathrm{Y}$ (signed) |

Note: * If the immediately preceding instruction is a CMP instruction, X is the destination operand and Y is the source operand.

## Operand Format and Number of States Required for Execution

| Addressing Mode | Mnemonic | Operands | Instruction Format |  |  |  |  |  | No. of States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte |  |  | yte | 3rd byte | 4th byte |  |
| Program-counter relative | BRA (BT) | d:8 | 4 | 0 |  |  |  |  | 4 |
|  |  | d:16 | 5 | 8 | 0 | 0 | disp |  | 6 |
| Program-counter relative | BRN (BF) | d:8 | 4 | 1 | disp |  |  |  | 4 |
|  |  | d:16 | 5 | 8 | 1 | 0 |  |  | 6 |
| Program-counter relative | BHI | d:8 | 4 | 2 | disp |  |  |  | 4 |
|  |  | d:16 | 5 | 8 | 2 | 0 |  |  | 6 |
| Program-counter relative | BLS | d:8 | 4 | 3 | disp |  |  |  | 4 |
|  |  | d:16 | 5 | 8 | 3 | 0 |  |  | 6 |
| Program-counter relative | Bcc (BHS) | d:8 | 4 | 4 | disp |  |  |  | 4 |
|  |  | d:16 | 5 | 8 | 4 | 0 |  |  | 6 |
| Program-counter relative | BCS (BLO) | d:8 | 4 | 5 | disp |  |  |  | 4 |
|  |  | d:16 | 5 | 8 | 5 | 0 |  |  | 6 |
| Program-counter relative | BNE | d:8 | 4 | 6 | disp |  |  |  | 4 |
|  |  | d:16 | 5 | 8 | 6 | 0 |  |  | 6 |
| Program-counter relative | BEQ | d:8 | 4 | 7 | disp |  |  |  | 4 |
|  |  | d:16 | 5 | 8 | 7 | 0 |  |  | 6 |
| Program-counter relative | BVC | d:8 | 4 | 8 | disp |  |  |  | 4 |
|  |  | d:16 | 5 | 8 | 8 | 0 |  |  | 6 |
| Program-counter relative | BVS | d:8 | 4 | 9 | disp |  |  |  | 4 |
|  |  | d:16 | 5 | 8 | 9 | 0 |  |  | 6 |
| Program-counter relative | BPL | d:8 | 4 | A | disp |  |  |  | 4 |
|  |  | d:16 | 5 | 8 | A | 0 |  |  | 6 |
| Program-counter relative | BMI | d:8 | 4 | B | disp |  |  |  | 4 |
|  |  | d:16 | 5 | 8 | B | 0 |  |  | 6 |
| Program-counter relative | BGE | d:8 | 4 | C | disp |  |  |  | 4 |
|  |  | d:16 | 5 | 8 | C | 0 |  |  | 6 |
| Program-counter relative | BLT | d:8 | 4 | D | disp |  |  |  | 4 |
|  |  | d:16 | 5 | 8 | D | 0 |  |  | 6 |
| Program-counter relative | BGT | d:8 | 4 | E | disp |  |  |  | 4 |
|  |  | d:16 | 5 | 8 | E | 0 |  |  | 6 |
| Program-counter relative | BLE | d:8 | 4 | F | disp |  |  |  | 4 |
|  |  | d:16 | 5 | 8 | F | 0 | disp |  | 6 |

## Notes

1. The branch destination address must be even.
2. In machine language BRA, BRN, BCC, and BCS are identical to BT, BF, BHS, and BLO, respectively. The number of execution states for BRn (BF) is the same as for two NOP instructions.

### 2.2.8 BCLR

## Operation

$0 \rightarrow$ (<bit No.> of <EAd>)

## Assembly-Language Format

BCLR \#xx:3, <EAd>
BCLR Rn, <EAd>

## Operand Size

Byte

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

H : Previous value remains unchanged.
N : Previous value remains unchanged.
Z: Previous value remains unchanged.
V: Previous value remains unchanged.
C: Previous value remains unchanged.

## Description

This instruction clears a specified bit in the destination operand to 0 . The bit number can be specified by 3-bit immediate data, or by the lower three bits of a general register (Rn). The specified bit is not tested. The condition-code flags are not altered.


## Available Registers

Rd: R0L to R7L, R0H to R7H
Rn: R0L to R7L, R0H to R7H
ERd: ER0 to ER7

## Operand Format and Number of States Required for Execution

| Addressing Mode* | Mnemonic | Operands | Instruction Format |  |  |  |  |  |  |  | No. of States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte |  | 2nd byte |  | 3rd byte |  | 4th byte |  |  |
| Register direct | BCLR | \#xx:3, Rd | 7 | 2 | 0 IMM |  |  |  |  |  | 2 |
| Register indirect | BCLR | \#xx:3, @ERd | 7 | D | 0 erd | 0 | 7 | 2 | 0 IMM | 0 | 8 |
| Absolute address | BCLR | \#xx:3, @aa:8 | 7 | F |  |  | 7 | 2 | 0 IMM | 0 | 8 |
| Register direct | BCLR | Rn, Rd | 6 | 2 | rn | rd |  |  |  |  | 2 |
| Register indirect | BCLR | Rn, @ERd | 7 | D | 0 erd | 0 | 6 | 2 | rn | 0 | 8 |
| Absolute address | BCLR | Rn, @aa:8 | 7 | F | ab |  | 6 | 2 | rn | 0 | 8 |

Note: * The addressing mode is the addressing mode of the destination operand <EAd>.

## Notes

For the @aa: 8 access range, refer to the relevant microcontroller hardware manual.

### 2.2.9 BIAND

## Operation

$\mathrm{C} \wedge[\neg(\langle$ bit No. $>$ of $\langle$ EAd $\rangle)] \rightarrow \mathrm{C}$
Assembly-Language Format
BIAND \#xx:3, <EAd>
Operand Size
Byte

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | $\hat{\imath}$ |

H : Previous value remains unchanged.
N : Previous value remains unchanged.
Z: Previous value remains unchanged.
V: Previous value remains unchanged.
C: Stores the result of the operation.

## Description

This instruction ANDs the inverse of a specified bit in the destination operand with the carry bit and stores the result in the carry bit. The bit number is specified by 3-bit immediate data. The destination operand contents remain unchanged.


## Available Registers

Rd: R0L to R7L, R0H to R7H
ERd: ER0 to ER7

## Operand Format and Number of States Required for Execution

| Addressing Mode* | Mnemonic | Operands | Instruction Format |  |  |  |  |  |  |  | No. of States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte |  | 2nd byte |  | 3rd byte |  | 4th byte |  |  |
| Register direct | BIAND | \#xx:3.Rd | 7 | 6 | 1 IMM | rd |  |  |  |  | 2 |
| Register indirect | BIAND | \#xx:3.@ERd | 7 | C | 0 erd | 0 | 7 | 6 | 1 IMM | 0 | 6 |
| Absolute address | BIAND | \#xx:3.@aa:8 | 7 | E | abs |  | 7 | 6 | 1 IMM | 0 | 6 |

Note: * The addressing mode is the addressing mode of the destination operand <EAd>.

## Notes

For the @aa: 8 access range, refer to the relevant microcontroller hardware manual.

### 2.2.10 BILD

BILD (Bit Invert LoaD)

## Operation

$\neg(\langle$ bit No. $>$ of $\langle$ EAd $\rangle) \rightarrow \mathrm{C}$

## Assembly-Language Format

BILD \#xx:3, <EAd>

## Operand Size

Byte

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | $\hat{}$ |

$\mathrm{H}:$ Previous value remains unchanged.
N : Previous value remains unchanged.
Z: Previous value remains unchanged.
V: Previous value remains unchanged.
C: Loaded with the inverse of the specified bit.

## Description

This instruction loads the inverse of a specified bit from the destination operand into the carry bit. The bit number is specified by 3-bit immediate data. The destination operand contents remain unchanged.

## Specified by \#xx:3



## Available Registers

Rd: R0L to R7L, R0H to R7H
ERd: ER0 to ER7

## Operand Format and Number of States Required for Execution

| Addressing Mode* | Mnemonic | Operands | Instruction Format |  |  |  |  |  |  |  | No. of States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | 2nd b |  |  |  | 4th b |  |  |
| Register direct | BILD | \#xx:3.Rd | 7 | 7 | 1 IMM | rd |  |  |  |  | 2 |
| Register indirect | BILD | \#xx:3.@ERd | 7 | C | 0 erd | 0 | 7 | 7 | 1 IMM | 0 | 6 |
| Absolute address | BILD | \#xx:3.@aa:8 | 7 | E | abs |  | 7 | 7 | 1 IMM | 0 | 6 |

Note: * The addressing mode is the addressing mode of the destination operand <EAd>.

## Notes

For the @aa:8 access range, refer to the relevant microcontroller hardware manual.

### 2.2.11 BIOR

## Operation

$\mathrm{C} \vee[\neg(\langle$ bit No. $>$ of $\langle$ EAd $\rangle)] \rightarrow \mathrm{C}$
Assembly-Language Format
BIOR \#xx:3, <EAd>

Operand Size
Byte

## Condition Code

|  | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | $\hat{\imath}$ |

H : Previous value remains unchanged.
N : Previous value remains unchanged.
Z: Previous value remains unchanged.
V: Previous value remains unchanged.
C: Stores the result of the operation.

## Description

This instruction ORs the inverse of a specified bit in the destination operand with the carry bit and stores the result in the carry bit. The bit number is specified by 3-bit immediate data. The destination operand contents remain unchanged.


## Available Registers

Rd: R0L to R7L, R0H to R7H
ERd: ER0 to ER7

## Operand Format and Number of States Required for Execution

| Addressing Mode* | Mnemonic | Operands | Instruction Format |  |  |  |  |  |  |  | No. of States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte |  | 2nd byte |  | 3rd byte |  | 4th byte |  |  |
| Register direct | BIOR | \#xx:3.Rd | 7 | 4 | 1 IMM | rd |  |  |  |  | 2 |
| Register indirect | BIOR | \#xx:3.@ERd | 7 | C | 0 erd | 0 | 7 | 4 | 1 IMM | 0 | 6 |
| Absolute address | BIOR | \#xx:3.@aa:8 | 7 | E | abs |  | 7 | 4 | 1 IMM | 0 | 6 |

Note: * The addressing mode is the addressing mode of the destination operand <EAd>.

## Notes

For the @aa: 8 access range, refer to the relevant microcontroller hardware manual.

### 2.2.12 BIST

BIST (Bit Invert STore)

## Operation

$\neg \mathrm{C} \rightarrow$ (<bit No.> of $\langle\mathrm{EAd}>$ )

## Assembly-Language Format

BIST \#xx:3, <EAd>

## Operand Size

Byte

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

$\mathrm{H}:$ Previous value remains unchanged.
N : Previous value remains unchanged.
Z: Previous value remains unchanged.
V: Previous value remains unchanged.
C: Previous value remains unchanged.

## Description

This instruction stores the inverse of the carry bit in a specified bit location in the destination operand. The bit number is specified by 3-bit immediate data. Other bits in the destination operand remain unchanged.


## Available Registers

Rd: R0L to R7L, R0H to R7H
ERd: ER0 to ER7

## Operand Format and Number of States Required for Execution

| Addressing Mode* | Mnemonic | Operands | Instruction Format |  |  |  |  |  |  |  | No. of States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte |  | 2nd byte |  | 3rd byte |  | 4th byte |  |  |
| Register direct | BIST | \#xx:3,Rd | 6 | 7 | 1 IMM |  |  |  |  |  | 2 |
| Register indirect | BIST | \#xx:3,@ERd | 7 | D | 0 erd | 0 | 6 | 7 | 1 IMM | 0 | 8 |
| Absolute address | BIST | \#xx:3,@aa:8 | 7 | F | abs |  | 6 | 7 | 1 IMM | 0 | 8 |

Note: * The addressing mode is the addressing mode of the destination operand <EAd>.

## Notes

For the @aa:8 access range, refer to the relevant microcontroller hardware manual.

### 2.2.13 BIXOR

## Operation

$\mathrm{C} \oplus[\neg(\langle$ bit No. $>$ of $\langle$ EAd $\rangle)] \rightarrow \mathrm{C}$

## Assembly-Language Format

BIXOR \#xx:3, <EAd>
Operand Size
Byte

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | $\hat{\imath}$ |

H: Previous value remains unchanged.
N : Previous value remains unchanged.
Z: Previous value remains unchanged.
V: Previous value remains unchanged.
C: Stores the result of the operation.

## Description

This instruction exclusively ORs the inverse of a specified bit in the destination operand with the carry bit and stores the result in the carry bit. The bit number is specified by 3-bit immediate data. The destination operand contents remain unchanged.


## Available Registers

Rd: R0L to R7L, R0H to R7H
ERd: ER0 to ER7

## Operand Format and Number of States Required for Execution

| Addressing Mode* | Mnemonic | Operands | Instruction Format |  |  |  |  |  |  |  | No. of States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | 2nd |  |  |  | 4th b |  |  |
| Register direct | BIXOR | \#xx:3,Rd | 7 | 5 | 1 IMM |  |  |  |  |  | 2 |
| Register indirect | BIXOR | \#xx:3,@ERd | 7 | C | 0 erd | 0 | 7 | 5 | 1 IMM | 0 | 6 |
| Absolute address | BIXOR | \#xx:3,@aa:8 | 7 | E | abs |  | 7 | 5 | 1 IMM | 0 | 6 |

Note: * The addressing mode is the addressing mode of the destination operand <EAd>.

## Notes

For the @aa:8 access range, refer to the relevant microcontroller hardware manual.

## Operation

(<Bit No. $>$ of $\langle$ EAd $\rangle$ ) $\rightarrow$ C

## Assembly-Language Format

BLD \#xx:3, <EAd>

## Operand Size

Byte

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | $\hat{\imath}$ |

$\mathrm{H}:$ Previous value remains unchanged.
N : Previous value remains unchanged.
Z: Previous value remains unchanged.
V: Previous value remains unchanged.
C : Loaded from the specified bit.

## Description

This instruction loads a specified bit from the destination operand into the carry bit. The bit number is specified by 3-bit immediate data. The destination operand contents remain unchanged.


## Available Registers

Rd: R0L to R7L, R0H to R7H
ERd: ER0 to ER7

## Operand Format and Number of States Required for Execution

| Addressing Mode* | Mnemonic | Operands | Instruction Format |  |  |  |  |  |  |  | No. of States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte |  | 2nd byte |  | 3rd byte |  | 4th byte |  |  |
| Register direct | BLD | \#xx:3,Rd | 7 | 7 | 0 IMM | rd |  |  |  |  | 2 |
| Register indirect | BLD | \#xx:3,@ERd | 7 | C | 0 erd | 0 | 7 | 7 | 0 IMM | 0 | 6 |
| Absolute address | BLD | \#xx:3,@aa:8 | 7 | E | abs |  | 7 | 7 | 0 IMM | 0 | 6 |

Note: * The addressing mode is the addressing mode of the destination operand <EAd>.

## Notes

For the @aa:8 access range, refer to the relevant microcontroller hardware manual.

### 2.2.15 BNOT

BNOT (Bit NOT)

## Operation

$\neg(<$ bit No. $>$ of $\langle$ EAd $\rangle) \rightarrow(<$ bit No. $>$ of <EAd>)

## Assembly-Language Format

BNOT \#xx:3, <EAd>
BNOT Rn, <EAd>

## Operand Size

Byte

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

H : Previous value remains unchanged.
N : Previous value remains unchanged.
Z: Previous value remains unchanged.
V: Previous value remains unchanged.
C: Previous value remains unchanged.

## Description

This instruction inverts a specified bit in the destination operand. The bit number is specified by 3-bit immediate data or by the lower 3 bits of a general register. The specified bit is not tested. The condition code remains unchanged.


## Available Registers

Rd: R0L to R7L, R0H to R7H
Rn: R0L to R7L, R0H to R7H
ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

| Addressing Mode* | Mnemonic | Operands | Instruction Format |  |  |  |  |  |  |  | No. of States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte |  | 2nd byte |  | 3rd byte |  | 4th byte |  |  |
| Register direct | BNOT | \#xx:3, Rd | 7 | 1 | 0 IMM |  |  |  |  |  | 2 |
| Register indirect | BNOT | \#xx:3, @ERd | 7 | D | 0 erd | 0 | 7 | 1 | 0 IMM | 0 | 8 |
| Absolute address | BNOT | \#xx:3, @aa:8 | 7 | F | ab |  | 7 | 1 | 0 IMM | 0 | 8 |
| Register direct | BNOT | Rn, Rd | 6 | 1 | rn | rd |  |  |  |  | 2 |
| Register indirect | BNOT | Rn, @ERd | 7 | D | 0 erd | 0 | 6 | 1 | rn | 0 | 8 |
| Absolute address | BNOT | Rn, @aa:8 | 7 | F | ab |  | 6 | 1 | rn | 0 | 8 |

Note: * The addressing mode is the addressing mode of the destination operand <EAd>.

## Notes

For the @aa:8 access range, refer to the relevant microcontroller hardware manual.

### 2.2.16 BOR

## Operation

$\mathrm{C} \vee[(\langle$ bit No. $>$ of $\langle\mathrm{EAd}>)] \rightarrow \mathrm{C}$

## Assembly-Language Format

BOR \#xx:3, <EAd>

## Operand Size

Byte

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | $\hat{\imath}$ |

H: Previous value remains unchanged.
N : Previous value remains unchanged.
Z: Previous value remains unchanged.
V: Previous value remains unchanged.
C: Stores the result of the operation.

## Description

This instruction ORs a specified bit in the destination operand with the carry bit and stores the result in the carry bit. The bit number is specified by 3-bit immediate data. The destination operand contents remain unchanged.


## Available Registers

Rd: R0L to R7L, R0H to R7H
ERd: ER0 to ER7

## Operand Format and Number of States Required for Execution

| Addressing Mode* | Mnemonic | Operands | Instruction Format |  |  |  |  |  |  |  | No. of States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte |  | 2nd byte |  | 3rd byte |  | 4th byte |  |  |
| Register direct | BOR | \#xx:3,Rd | 7 | 4 | 0 IMM | d |  |  |  |  | 2 |
| Register indirect | BOR | \#xx:3,@ERd | 7 | C | 0 erd | 0 | 7 | 4 | 0 IMM | 0 | 6 |
| Absolute address | BOR | \#xx:3,@aa:8 | 7 | E | abs |  | 7 | 4 | 0 IMM | 0 | 6 |

Note: * The addressing mode is the addressing mode of the destination operand <EAd>.

## Notes

For the @aa:8 access range, refer to the relevant microcontroller hardware manual.

## Operation

$1 \rightarrow$ (<bit No.> of <EAd>)

## Assembly-Language Format

BSET \#xx:3, <EAd>
BSET Rn, <EAd>

## Operand Size

Byte

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

H : Previous value remains unchanged.
N : Previous value remains unchanged.
Z: Previous value remains unchanged.
V: Previous value remains unchanged.
C: Previous value remains unchanged.

## Description

This instruction sets a specified bit in the destination operand to 1 . The bit number can be specified by 3-bit immediate data, or by the lower three bits of a general register. The specified bit is not tested. The condition code flags are not altered.


## Available Registers

Rd: R0L to R7L, R0H to R7H
Rn: R0L to R7L, R0H to R7H
ERd: ER0 to ER7

## Operand Format and Number of States Required for Execution

| Addressing Mode* | Mnemonic | Operands | Instruction Format |  |  |  |  |  |  |  | No. of States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte |  | 2nd byte |  | 3rd byte |  | 4th byte |  |  |
| Register direct | BSET | \#xx:3, Rd | 7 | 0 | 0 IMM |  |  |  |  |  | 2 |
| Register indirect | BSET | \#xx:3, @ERd | 7 | D | 0 erd | 0 | 7 | 0 | 0 IMM | 0 | 8 |
| Absolute address | BSET | \#xx:3, @aa:8 | 7 | F | ab |  | 7 | 0 | 0 IMM | 0 | 8 |
| Register direct | BSET | Rn, Rd | 6 | 0 | rn | rd |  |  |  |  | 2 |
| Register indirect | BSET | Rn, @ERd | 7 | D | 0 erd | 0 | 6 | 0 | rn | 0 | 8 |
| Absolute address | BSET | Rn, @aa:8 | 7 | F | ab |  | 6 | 0 | rn | 0 | 8 |

Note: * The addressing mode is the addressing mode of the destination operand <EAd>.

## Notes

For the @aa:8 access range, refer to the relevant microcontroller hardware manual. <EAd> is byte data in a register or on memory.

### 2.2.18 BSR

BSR (Branch to SubRoutine)

## Operation

PC $\rightarrow$ @-SP
$\mathrm{PC}+$ disp $\rightarrow \mathrm{PC}$

## Assembly-Language Format

BSR disp

## Operand Size

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

H: Previous value remains unchanged.
N : Previous value remains unchanged.
Z: Previous value remains unchanged.
V: Previous value remains unchanged.
C: Previous value remains unchanged.

## Description

This instruction branches to a subroutine at a specified address. It pushes the program counter (PC) value onto the stack as a restart address, then adds a specified displacement to the PC value and branches to the resulting address. The PC value pushed onto the stack is the address of the instruction following the BSR instruction. The displacement is a signed 8 -bit or 16 -bit value, so the possible branching range is -126 to +128 bytes or -32766 to +32768 bytes from the address of the BSR instruction.

## Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  | No. of States |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte | Normal | Advanced |  |
| Program-counter <br> relative | BSR | $\mathrm{d}: 8$ | 5 | 5 | disp |  |  | 6 | 8 |
|  |  | $\mathrm{~d}: 16$ | 5 | C | 0 | 0 | disp |  | 8 |

## Notes

The stack structure differs between normal mode and advanced mode. In normal mode only the lower 16 bits of the program counter are pushed on the stack.


The branch address must be even.

### 2.2.19 BST

## Operation

C $\rightarrow$ (<bit No.> of <EAd>)

## Assembly-Language Format

BST \#xx:3, <EAd>

## Operand Size

Byte

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

H : Previous value remains unchanged.
N : Previous value remains unchanged.
Z: Previous value remains unchanged.
V: Previous value remains unchanged.
C: Previous value remains unchanged.

## Description

This instruction stores the carry bit in a specified bit location in the destination operand. The bit number is specified by 3-bit immediate data. Other bits in the destination operand remain unchanged.


## Available Registers

Rd: R0L to R7L, R0H to R7H
ERd: ER0 to ER7

## Operand Format and Number of States Required for Execution

| Addressing Mode* | Mnemonic | Operands | Instruction Format |  |  |  |  |  |  |  | No. of States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte |  | 2nd byte |  | 3rd byte |  | 4th byte |  |  |
| Register direct | BST | \#xx:3,Rd | 6 | 7 | 0 IMM | rd |  |  |  |  | 2 |
| Register indirect | BST | \#xx:3,@ERd | 7 | D | 0 erd | 0 | 6 | 7 | 0 IMM | 0 | 8 |
| Absolute address | BST | \#xx:3,@aa:8 | 7 | F | abs |  | 6 | 7 | 0 IMM | 0 | 8 |

Note: * The addressing mode is the addressing mode of the destination operand <EAd>.

## Notes

For the @aa:8 access range, refer to the relevant microcontroller hardware manual.

### 2.2.20 BTST

BTST (Bit TeST)

## Operation

$\neg(\langle$ Bit No. $\rangle$ of $\langle$ EAd $\rangle) \rightarrow \mathrm{Z}$

## Assembly-Language Format

BTST \#xx:3, <EAd>
BTST Rn, <EAd>

## Operand Size

Byte

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | $\hat{\imath}$ | - | - |

H: Previous value remains unchanged.
N : Previous value remains unchanged.
Z : Set to 1 if the specified bit is zero; otherwise cleared to 0 .
V: Previous value remains unchanged.
C: Previous value remains unchanged.

## Description

This instruction tests a specified bit in the destination operand and sets or clears the Z flag according to the result. The bit number can be specified by 3-bit immediate data, or by the lower three bits of a general register. The destination operand remains unchanged.


## Available Registers

Rd: R0L to R7L, R0H to R7H
Rn: R0L to R7L, R0H to R7H
ERd: ER0 to ER7

## Operand Format and Number of States Required for Execution

| Addressing Mode* | Mnemonic | Operands | Instruction Format |  |  |  |  |  |  |  | No. of States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte |  | 2nd byte |  | 3rd byte |  | 4th byte |  |  |
| Register direct | BTST | \#xx:3, Rd | 7 | 3 | 0 IMM | rd |  |  |  |  | 2 |
| Register indirect | BTST | \#xx:3, @ERd | 7 | C | 0 erd | 0 | 7 | 3 | 0 IMM | 0 | 6 |
| Absolute address | BTST | \#xx:3, @aa:8 | 7 | E | ab |  | 7 | 3 | 0 IMM | 0 | 6 |
| Register direct | BTST | Rn, Rd | 6 | 3 | rn | rd |  |  |  |  | 2 |
| Register indirect | BTST | Rn, @ERd | 7 | C | 0 erd | 0 | 6 | 3 | rn | 0 | 6 |
| Absolute address | BTST | Rn, @aa:8 | 7 | E | ab |  | 6 | 3 | rn | 0 | 6 |

Note: * The addressing mode is the addressing mode of the destination operand <EAd>.

## Notes

For the @aa: 8 access range, refer to the relevant microcontroller hardware manual.

### 2.2.21 BXOR

BXOR (Bit eXclusive OR)

## Operation

$\mathrm{C} \oplus(<$ bit No. $>$ of $\langle\mathrm{EAd}\rangle) \rightarrow \mathrm{C}$

## Assembly-Language Format

BXOR \#xx:3, <EAd>

## Operand Size

Byte

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | $\hat{}$ |

H : Previous value remains unchanged.
N : Previous value remains unchanged.
Z: Previous value remains unchanged.
V: Previous value remains unchanged.
C: Stores the result of the operation.

## Description

This instruction exclusively ORs a specified bit in the destination operand with the carry bit and stores the result in the carry bit. The bit number is specified by 3-bit immediate data. The destination operand contents remain unchanged.


## Available Registers

Rd: R0L to R7L, R0H to R7H
ERd: ER0 to ER7

## Operand Format and Number of States Required for Execution

| Addressing Mode* | Mnemonic | Operands | Instruction Format |  |  |  |  |  |  |  | No. of States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte |  | 2nd byte |  | 3rd byte |  | 4th |  |  |
| Register direct | BXOR | \#xx:3,Rd | 7 | 5 | 0 IMM | rd |  |  |  |  | 2 |
| Register indirect | BXOR | \#xx:3,@ERd | 7 | C | 0 erd | 0 | 7 | 5 | 0 IMM | 0 | 6 |
| Absolute address | BXOR | \#xx:3,@aa:8 | 7 | E | abs |  | 7 | 5 | 0 IMM | 0 | 6 |

Note: * The addressing mode is the addressing mode of the destination operand <EAd>.

## Notes

For the @aa:8 access range, refer to the relevant microcontroller hardware manual.

### 2.2.22 (1) CMP (B)

CMP (CoMPare)

## Operation

Rd - (EAs), set or clear CCR

## Assembly-Language Format

CMP.B <EAs>, Rd

## Operand Size

Byte

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | $\hat{\imath}$ | - | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ |

H: Set to 1 if there is a borrow at bit 3; otherwise cleared to 0 .
N : Set to 1 if the result is negative; otherwise cleared to 0 .
Z: Set to 1 if the result is zero; otherwise cleared to 0 .
V: Set to 1 if an overflow occurs; otherwise cleared to 0 .
C: Set to 1 if there is a borrow at bit 7; otherwise cleared to 0 .

## Description

This instruction subtracts the source operand from the contents of an 8-bit register Rd (destination register) and sets or clears the CCR bits according to the result. The destination register contents remain unchanged.

## Available Registers

Rd: R0L to R7L, R0H to R7H
Rs: R0L to R7L, R0H to R7H
Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  | No. of <br> States |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte |  |  |
| Immediate | CMP.B | \#xx:8, Rd | A | rd | IMM |  |  | 2 |
| Register direct | CMP.B | Rs, Rd | 1 | C | rs | rd |  |  |

## Notes

## Operation

Rd - (EAs), set CCR
Assembly-Language Format
CMP.W <EAs>, Rd

## Operand Size

Word

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | $\hat{\imath}$ | - | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ |

 otherwise cleared to 0 .
N : Set to 1 if the result is negative; otherwise cleared to 0 .
Z: Set to 1 if the result is zero; otherwise cleared to 0 .
V: Set to 1 if an overflow occurs; otherwise cleared to 0 .
C: Set to 1 if there is a borrow at bit 15 ; otherwise cleared to 0 .

## Description

This instruction subtracts the source operand from the contents of a 16-bit register Rd (destination register) and sets or clears the CCR bits according to the result. The contents of the 16-bit register Rd remain unchanged.

## Available Registers

Rd: R 0 to $\mathrm{R} 7, \mathrm{E} 0$ to E 7
Rs: R0 to R7, E0 to E7

## Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |
| Immediate |  | CMP.W | \#xx:16, Rd | 7 | 9 | 2 | rd | IMM |
| Register direct | CMP.W | Rs, Rd | 1 | D | rs | rd |  | 4 |

## Notes

### 2.2.22 (3) CMP (L)

CMP (CoMPare)

## Operation

ERd - (EAs), set CCR

## Assembly-Language Format

CMP.L <EAs>, ERd

## Operand Size

Longword

## Condition Code

| I | H |  |  |  | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | $\hat{\imath}$ | - | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ |  |

I: Previous value remains unchanged.
 otherwise cleared to 0 .
N : Set to 1 if the result is negative; otherwise cleared to 0 .
Z: Set to 1 if the result is zero; otherwise cleared to 0 .
V: Set to 1 if an overflow occurs; otherwise cleared to 0 .
C: Set to 1 if there is a borrow at bit 31 ; otherwise cleared to 0 .

## Description

This instruction subtracts the source operand from the contents of a 32-bit register ERd (destination register) and sets or clears the CCR bits according to the result. The contents of the 32-bit register ERd remain unchanged.

## Available Registers

ERd: ER0 to ER7
ERs: ER0 to ER7

## Operand Format and Number of States Required for Execution

| Addressing Mode | Mnemonic | Operands | Instruction Format |  |  |  |  |  |  |  | No. of States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte |  | 2nd byte |  | 3rd byte | 4th byte | 5th byte | 6th byte |  |
| Immediate | CMP.L | \#xx:32, ERd | 7 | A | 2 | 0 erd |  |  |  |  | 6 |
| Register direct | CMP.L | ERs, ERd | 1 | F | 1 ers | 0 erd |  |  |  |  | 2 |

## Notes

## Operation

Rd (decimal adjust) $\rightarrow \mathrm{Rd}$

## Assembly-Language Format

DAA Rd

## Operand Size

Byte

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | $*$ | - | $\hat{\imath}$ | $\hat{\imath}$ | $*$ | $\hat{\imath}$ |

$\mathrm{H}: \quad$ Undetermined (no guaranteed value).
N : Set to 1 if the adjusted result is negative; otherwise cleared to 0 .
Z: Set to 1 if the adjusted result is zero; otherwise cleared to 0 .
V: Undetermined (no guaranteed value).
C: Set to 1 if there is a carry at bit 7 ; otherwise left unchanged.

## Description

Given that the result of an addition operation performed by an ADD.B or ADDX instruction on 4-bit BCD data is contained in an 8-bit register Rd (destination register) and the carry and halfcarry flags, the DAA instruction adjusts the general register contents by adding H'00, H'06, H'60, or H'66 according to the table below.

| C Flag <br> before <br> Adjustment | Upper 4 Bits <br> before <br> Adjustment | H Flag <br> before <br> Adjustment | Lower 4 Bits <br> before <br> Adjustment | Value Added <br> (hexadecimal) | C Flag <br> after <br> Adjustment |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 to 9 | 0 | 0 to 9 | 00 | 0 |
| 0 | 0 to 8 | 0 | A to F | 06 | 0 |
| 0 | 0 to 9 | 1 | 0 to 3 | 06 | 0 |
| 0 | A to F | 0 | 0 to 9 | 60 | 1 |
| 0 | 9 to F | 0 | A to F | 66 | 1 |
| 0 | A to F | 1 | 0 to 3 | 66 | 1 |
| 1 | 1 to 2 | 0 | 0 to 9 | 60 | 1 |
| 1 | 1 to 2 | 0 | A to F | 66 | 1 |
| 1 | 1 to 3 | 1 | 0 to 3 | 66 | 1 |

## Available Registers

Rd: R0L to R7L, R0H to R7H
Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  | No. of <br> States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte |  |  |
| Register direct | DAA | Rd | 0 | $F$ | $0 \quad$ rd |  |  | 2 |

## Notes

Valid results (8-bit register Rd contents and C, V, Z, N, and H flags) are not assured if this instruction is executed under conditions other than those described above.

### 2.2.24 DAS

DAS (Decimal Adjust Subtract)

## Operation

Rd (decimal adjust) $\rightarrow \mathrm{Rd}$

## Assembly-Language Format

DAS Rd

## Operand Size

Byte

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | $*$ | - | $\hat{\imath}$ | $\hat{\imath}$ | $*$ | - |

H : Undetermined (no guaranteed value).
N : Set to 1 if the adjusted result is negative; otherwise cleared to 0 .
Z : Set to 1 if the adjusted result is zero; otherwise cleared to 0 .
V: Undetermined (no guaranteed value).
C: Previous value remains unchanged.

## Description

Given that the result of a subtraction operation performed by a SUB.B, SUBX.B, or NEG.B instruction on 4-bit BCD data is contained in an 8-bit register Rd (destination register) and the carry and half-carry flags, the DAS instruction adjusts the general register contents by adding $\mathrm{H}^{\prime} 00$, H'FA, H'A0, or H'9A according to the table below.

| C Flag <br> before <br> Adjustment | Upper 4 Bits <br> before <br> Adjustment | H Flag <br> before <br> Adjustment | Lower 4 Bits <br> before <br> Adjustment | Value Added <br> (hexadecimal) | C Flag <br> after <br> Adjustment |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 to 9 | 0 | 0 to 9 | 00 | 0 |
| 0 | 0 to 8 | 1 | 6 to F | FA | 0 |
| 1 | 7 to F | 0 | 0 to 9 | A0 | 1 |
| 1 | 6 to F | 1 | 6 to F | 9 A | 1 |

## Available Registers

Rd: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  | No. of <br> States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte |  |  |
| Register direct | DAS |  | $1 \quad \vdots$ | F | 0 | rd |  |  |

## Notes

Valid results (8-bit register Rd contents and C, V, Z, N, and H flags) are not assured if this instruction is executed under conditions other than those described above.

### 2.2.25 (1) DEC (B)

DEC (DECrement)

## Operation

$\mathrm{Rd}-1 \rightarrow \mathrm{Rd}$
Assembly-Language Format
DEC.B Rd

## Operand Size

Byte

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | - |

H: Previous value remains unchanged.
N : Set to 1 if the result is negative; otherwise cleared to 0 .
Z: Set to 1 if the result is zero; otherwise cleared to 0 .
V: Set to 1 if an overflow occurs (the previous value in Rd was $\mathrm{H}^{\prime} 80$ ); otherwise cleared to 0 .
C: Previous value remains unchanged.

## Description

This instruction decrements an 8-bit register Rd (destination register) and stores the result in the 8 -bit register Rd.

## Available Registers

Rd: R0L to R7L, R0H to R7H
Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  | No. of <br> States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte |  |  |
| Register direct | DEC.B | Rd | 1 | A | 0 | rd |  |  |

## Notes

An overflow is caused by the operation $\mathrm{H}^{\prime} 80-1 \rightarrow \mathrm{H}^{\prime} 7 \mathrm{~F}$.

## Operation

$\mathrm{Rd}-1 \rightarrow \mathrm{Rd}$
$\mathrm{Rd}-2 \rightarrow \mathrm{Rd}$

## Assembly-Language Format

DEC.W \#1, Rd
DEC.W \#2, Rd

## Operand Size

Word

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | - |

$\mathrm{H}:$ Previous value remains unchanged.
N : Set to 1 if the result is negative; otherwise cleared to 0 .
Z: Set to 1 if the result is zero; otherwise cleared to 0 .
V: Set to 1 if an overflow occurs (the previous value in Rd was H'8000); otherwise cleared to 0 .
C: Previous value remains unchanged.

## Description

This instruction subtracts the immediate value 1 or 2 from the contents of a 16-bit register Rd (destination register) and stores the result in the 16 -bit register Rd .

## Available Registers

Rd : R0 to R 7 , E 0 to E 7
Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |
| Register direct | DEC.W | 1st byte | 2nd byte | 3rd byte | 4th byte | Rd | 1 | B |
|  | 5 | rd |  |  | 2 |  |  |  |
| Register direct | DEC.W | \#2, Rd | 1 | B | D | rd |  |  |

## Notes

An overflow is caused by the operations H'8000 - $1 \rightarrow \mathrm{H}^{\prime} 7 \mathrm{FFF}, \mathrm{H}^{\prime} 8000-2 \rightarrow \mathrm{H}^{\prime} 7 \mathrm{FFE}$, and $\mathrm{H}^{\prime} 8001-2 \rightarrow \mathrm{H}^{\prime} 7 \mathrm{FFF}$.

## Operation

ERd - $1 \rightarrow$ ERd
ERd $-2 \rightarrow$ ERd

## Assembly-Language Format

DEC.L \#1, ERd
DEC.L \#2, ERd

## Operand Size

Longword

## Condition Code

| I | UI | H | U | N | Z | V |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | - |

H: Previous value remains unchanged.
N : Set to 1 if the result is negative; otherwise cleared to 0 .
Z: Set to 1 if the result is zero; otherwise cleared to 0 .
V: Set to 1 if an overflow occurs; otherwise cleared to 0 .
C: Previous value remains unchanged.

## Description

This instruction subtracts the immediate value 1 or 2 from the contents of a 32 -bit register ERd (destination register) and stores the result in the 32-bit register ERd.

## Available Registers

ERd: ER0 to ER7

## Operand Format and Number of States Required for Execution

| Addressing Mode* | Mnemonic | Operands | Instruction Format |  |  |  |  |  | No. of States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | byte | 3rd byte | 4th byte |  |
| Register direct | DEC.L | \#1, ERd | 1 | B | 7 | 0 erd |  |  | 2 |
| Register direct | DEC.L | \#2, ERd | 1 | B |  | 0 erd |  |  | 2 |

## Notes

An overflow is caused by the operations H'80000000-1 $\rightarrow H^{\prime} 7 F F F F F F F, H^{\prime} 80000000-2 \rightarrow$ H'7FFFFFFE, and H'80000001-2 $\rightarrow$ H'7FFFFFFF.

## Operation

$\mathrm{Rd} \div \mathrm{Rs} \rightarrow \mathrm{Rd}$

## Assembly-Language Format

DIVXS.B Rs, Rd

## Operand Size

Byte

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | - | - |

H: Previous value remains unchanged.
N : Set to 1 if the quotient is negative; otherwise cleared to 0 .
Z : Set to 1 if the divisor is zero; otherwise cleared to 0 .
V: Previous value remains unchanged.
C: Previous value remains unchanged.

## Description

This instruction divides the contents of a 16-bit register Rd (destination register) by the contents of an 8-bit register Rs (source register) and stores the result in the 16-bit register Rd. The division is signed. The operation performed is 16 bits $\div 8$ bits $\rightarrow 8$-bit quotient and 8 -bit remainder. The quotient is placed in the lower 8 bits of Rd. The remainder is placed in the upper 8 bits of Rd.


Valid results are not assured if division by zero is attempted or an overflow occurs. For information on avoiding overflow, see DIVXS Instruction, Zero Divide, and Overflow.

## Available Registers

Rd: R0 to R7, E0 to E7
Rs: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  |  |  | No. of <br> States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte |  |  |  |  |
| Register direct | DIVXS.B | Rs, Rd | 0 | 1 | D | 0 | 5 | 1 | rs | rd |

## Notes

The N flag is set to 1 if the dividend and divisor have different signs, and cleared to 0 if they have the same sign. The N flag may therefore be set to 1 when the quotient is zero.

### 2.2.26 (2) DIVXS (W)

DIVXS (DIVide eXtend as Signed)

## Operation

ERd $\div$ Rs $\rightarrow$ ERd
Assembly-Language Format
DIVXS.W Rs, ERd

## Operand Size

Word

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | - | - |

H: Previous value remains unchanged.
N : Set to 1 if the quotient is negative; otherwise cleared to 0 .
Z: Set to 1 if the divisor is zero; otherwise cleared to 0 .
V: Previous value remains unchanged.
C: Previous value remains unchanged.

## Description

This instruction divides the contents of a 32-bit register ERd (destination register) by the contents of a 16-bit register Rs (source register) and stores the result in the 32-bit register ERd. The division is signed. The operation performed is 32 bits $\div 16$ bits $\rightarrow 16$-bit quotient and 16-bit remainder. The quotient is placed in the lower 16 bits ( Rd ) of the 32-bit register ERd. The remainder is placed in the upper 16 bits (Ed).

| ERd | Rs |  | ERd |  |
| :---: | :---: | :---: | :---: | :---: |
| Dividend | Divisor |  |  |  |
| 32 bits | Remainder Quotient <br> 16 bits 16 bits |  |  |  |

Valid results are not assured if division by zero is attempted or an overflow occurs. For information on avoiding overflow, see DIVXS Instruction, Zero Divide, and Overflow.

## Available Registers

ERd: ER0 to ER7
Rs: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

| Addressing Mode | Mnemonic | Operands | Instruction Format |  |  |  |  |  |  |  | No. of States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  | byte |  |
| Register direct | DIVXS.W | Rs, ERd | 0 | 1 | D | 0 | 5 | 3 |  | 0 erd | 24 |

## Notes

The N flag is set to 1 if the dividend and divisor have different signs, and cleared to 0 if they have the same sign. The N flag may therefore be set to 1 when the quotient is zero.

### 2.2.26 (3) DIVXS

DIVXS (DIVide eXtend as Signed)

## DIVXS instruction, Division by Zero, and Overflow

Since the DIVXS instruction does not detect division by zero or overflow, applications should detect and handle division by zero and overflow using techniques similar to those used in the following program.

## 1. Programming solution for DIVXS.B R0L, R1

Example 1: Convert dividend and divisor to non-negative numbers, then use DIVXU programming solution for zero divide and overflow

|  | MOV.B | ROL, ROL | Test divisor |
| :---: | :---: | :---: | :---: |
|  | BEQ | ZERODIV | Branch to ZERODIV if ROL $=0$ |
|  | ANDC | \#AF, CCR | Clear CCR user bits (bits 6 and 4) to 0 |
|  | BPL | L1 | Branch to L1 if N flag $=0$ (positive divisor) |
|  | NEG.B | ROL | ; Take 2's complement of ROL to make sign positive |
|  | ORC | \#10, CCR | Set CCR bit 4 to 1 |
| L1: | MOV.W | R1.R1 | Test dividend |
|  | BPL | L2 | Branch to L2 if N flag $=0$ (positive dividend) |
|  | NEG.W | R1 | ; Take 2's complement of R1 to make sign positive |
|  | XORC | \#50, CCR | ; Invert CCR bits 6 and 4 |
| L2: | MOV.B | R1H, R2L | ; |
|  | EXTU.W | R2 | ; |
|  | DIVXU.B | R0L, R2 | ; Use DIVXU.B instruction to divide non-negative dividend |
|  | MOV.B | R2H, R1H | ; by positive divisor |
|  | DIVXU.B | R0L, R1 | ; 16 bits $\div 8$ bits $\rightarrow$ quotient (16 bits) and remainder ( 8 bits) |
|  | MOV.B | R2L, R2H | (See DIVXU Instruction, Zero Divide, and Overflow) |
|  | MOV.B | R1L, R2L | ; |
|  | STC | CCR, R1L | ; Copy CCR contents to R1L |
|  | BTST | \#6, R1L | Test CCR bit 6 |
|  | BEQ | L3 | ; Branch to L3 if bit $6=1$ |
|  | NEG.B | R1H | ; Take 2's complement of R1H to make sign of remainder negative |
| L3: | BTST | \#4, R1L | ; Test CCR bit 4 |
|  | BEQ | L4 | ; Branch to L4 if bit $4=1$ |
|  | NEG.W | R2 | ; Take 2's complement of R2 to make sign of quotient negative |
| L4: | RTS |  |  |
| ZER | DIV: |  | ; Zero-divide handling routine |

This program leaves a 16-bit quotient in R 2 and an 8-bit remainder in R 1 H .


## DIVXS

Example 2: Sign extend the 8 -bit divisor to 16 bits, sign extend the 16 -bit dividend to 32 bits, and then use DIVXS to divide

```
EXTS.W R0
BEQ ZERODIV
EXTS.L ER1
DIVXS.L R0,ER1
RTS
ZERODIV:
```

This program leaves the 16-bit quotient in R1 and the 8-bit remainder in E1 (in a 16-bit sign extended format).


## DIVXS

## 2. Programming solution for DIVXS.W R0, ER1

Example: Convert dividend and divisor to non-negative numbers, then use DIVXU programming solution for zero divide and overflow

|  | MOV.W | R0, R0 | Test divisor |
| :---: | :---: | :---: | :---: |
|  | BEQ | ZERODIV | Branch to ZERODIV if R0 $=0$ |
|  | ANDC | \#AF, CCR | Clear CCR user bits (bits 6 and 4) to 0 |
|  | BPL | L1 | Branch to L1 if N flag $=0$ (positive divisor) |
|  | NEG.W | R0 | Take 2's complement of R0 to make sign positive |
|  | ORC | \#10, CCR | Set CCR bit 4 to 1 |
| L1: | MOV.L | ER1, ER1 | Test dividend |
|  | BPL | L2 | Branch to L2 if N flag $=0$ (positive dividend) |
|  | NEG.L | ER1 | Take 2's complement of ER1 to make sign positive |
|  | XORC | \#50, CCR | Invert CCR bits 6 and 4 |
| L2: | MOV.W | E1, R2 |  |
|  | EXTU.L | ER2 | ; |
|  | DIVXU.W | R0, E2 | Use DIVXU.W instruction to divide non-negative dividend |
|  | MOV.W | E2, R1 | by positive divisor |
|  | DIVXU.W | R0, ER1 | 32 bits $\div 16$ bits $\rightarrow$ quotient ( 32 bits) and remainder |
|  | MOV.W | R2, E2 | (16 bits) |
|  | MOV.W | R1, R2 | (See DIVXU Instruction, Zero Divide, and Overflow) |
|  | STC | CCR, R1L | Copy CCR contents to R1L |
|  | BTST | \#6, R1L | Test CCR bit 6 |
|  | BEQ | L3 | Branch to L3 if bit $6=1$ |
|  | NEG.W | E1 | ; Take 2's complement of E1 to make sign of remainder negative |
| L3: | BTST | \#4, R1L | Test CCR bit 4 |
|  | BEQ | L4 | Branch to L4 if bit $4=1$ |
|  | NEG.L | ER2 | ; Take 2's complement of ER2 to make sign of quotient negative |
| L4: | RTS |  |  |
| ZERC | DIV: |  | ; Zero-divide handling routine |

This program leaves a 32-bit quotient in ER2 and a 16-bit remainder in E1.


The preceding two examples flag the status of the divisor and dividend in the UI and $U$ bits in the CCR, and modify the sign of the quotient and remainder in the unsigned division result of the DIVXU instruction as shown next.

| UI | $\mathbf{U}$ | Divisor | Dividend | Remainder | Quotient | Sign Modification |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | Positive | Positive | Positive | Positive | No sign modification |
| 0 | 1 | Negative | Positive | Positive | Negative | Sign of quotient is reversed |
| 1 | 0 | Negative | Negative | Negative | Positive | Sign of remainder is reversed |
| 1 | 1 | Positive | Negative | Negative | Negative | Signs of quotient and remainder <br> are both reversed |

## Operation

$\mathrm{Rd} \div \mathrm{Rs} \rightarrow \mathrm{Rd}$

## Assembly-Language Format

DIVXU.B Rs, Rd

## Operand Size

Byte

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | - | - |

H: Previous value remains unchanged.
N : Set to 1 if the divisor is negative; otherwise cleared to 0 .
Z: Set to 1 if the divisor is zero; otherwise cleared to 0 .
V: Previous value remains unchanged.
C: Previous value remains unchanged.

## Description

This instruction divides the contents of a 16 -bit register Rd (destination register) by the contents of an 8 -bit register Rs (source register) and stores the result in the 16 -bit register Rd. The division is unsigned. The operation performed is 16 bits $\div 8$ bits $\rightarrow 8$-bit quotient and 8 -bit remainder. The quotient is placed in the lower 8 bits of Rd. The remainder is placed in the upper 8 bits of Rd.

| Rd |  | Rs |  | Rd |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Dividend | $\div$ | Divisor | $\rightarrow$ | Remainder | Quotient |
| 16 bits |  | 8 bits |  | 8 bits | 8 bits |

Valid results are not assured if division by zero is attempted or an overflow occurs. For information on avoiding overflow, see DIVXU Instruction, Zero Divide, and Overflow.

## Available Registers

Rd: R0 to R7, E0 to E7
Rs: R0L to R7L, R0H to R7H
Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |
|  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte |  |
| Register direct | DIVXU.B | Rs, Rd | 5 | 1 | rs | rd |  |
| 14 |  |  |  |  |  |  |  |

## Notes

## Operation

$\mathrm{ERd} \div \mathrm{Rs} \rightarrow \mathrm{ERd}$

## Assembly-Language Format

DIVXU.W Rs, ERd

## Operand Size

Word

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | - | - |

H : Previous value remains unchanged.
N : Set to 1 if the divisor is negative; otherwise cleared to 0 .
Z : Set to 1 if the divisor is zero; otherwise cleared to 0.
V: Previous value remains unchanged.
C: Previous value remains unchanged.

## Description

This instruction divides the contents of a 32-bit register ERd (destination register) by the contents of a 16-bit register Rs (source register) and stores the result in the 32-bit register ERd. The division is unsigned. The operation performed is 32 bits $\div 16$ bits $\rightarrow 16$-bit quotient and 16-bit remainder. The quotient is placed in the lower 16 bits (Rd) of the 32-bit register ERd. The remainder is placed in the upper 8 bits of (Ed).

| ERd | ERs |  |  |
| :---: | :---: | :---: | :---: |
| Dividend | Divisor |  |  |
| 32 bits | 16 bits | Remainder <br> 16 bits | Quotient |

Valid results are not assured if division by zero is attempted or an overflow occurs. For information on avoiding overflow, see DIVXU Instruction, Zero Divide, and Overflow.

## Available Registers

ERd: ER0 to ER7
Rs: R0 to R7, E0 to E7

## Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  | No. of |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |
| Register direct | DIVXU.W | Rs, ERd | 5 | 1st byte | 2nd byte | 3rd byte | 4th byte | rs 0 ERd |
|  |  |  | 22 |  |  |  |  |  |

## Notes

## DIVXU

## DIVXU Instruction, Zero Divide, and Overflow

Zero divide and overflow are not detected in the DIVXU instruction. A program like the following can detect zero divisors and avoid overflow.

## 1. Programming solutions for DIVXU.B R0L, R1

Example 1: Divide upper 8 bits and lower 8 bits of 16-bit dividend separately and obtain 16-bit quotient

| CMP.B | \#0, ROL | ROL $=0$ ? (Zero divisor?) |
| :---: | :---: | :---: |
| BEQ | ZERODIV | Branch to ZERODIV if ROL $=0$ |
| MOV.B | R1H, R2L | Copy upper 8 bits of dividend to R2L and |
| EXTU.W | R2 (*1). | zero-extend to 16 bits |
| DIVXU.B | R0L, R2 (*2) | Divide upper 8 bits of dividend |
| MOV.B | R2H, R1H (*3) | $\mathrm{R} 2 \mathrm{H} \rightarrow \mathrm{R1H}$ (store partial remainder in R1H) |
| DIVXU.B | R0L, R1 (*4) | Divide lower 8 bits of dividend (including repeated division of upper 8 bits) |
| MOV.B | R2L, R2H | Store upper part of quotient in R2H |
| MOV.B | R1L, R2L (*5) | Store lower part of quotient in R2L |
| RTS |  |  |
| DIV: |  | ; Zero-divide handling routine |

The resulting operation is 16 bits $\div 8$ bits $\rightarrow$ quotient ( 16 bits) and remainder ( 8 bits), and no overflow occurs. The 16-bit quotient is stored in R 2 , the 8 -bit remainder in R 1 H .


## DIVXU

Example 2: Zero-extend divisor from 8 to 16 bits and dividend from 16 to 32 bits before dividing

| EXTU.W | R0 | ; Zero-extend 8-bit divisor to 16 bits |
| :--- | :--- | :--- |
| BEQ | ZERODIV | ; Branch to ZERODIV if R0 $=0$ |
| EXTU.L | ER1 | ; Zero-extend 16-bit dividend to 32 bits |
| EXTU.W | R0, ER1 | ; Divide using DIVXU.W |
| RTS |  |  |
| ZERODIV: |  | Zero-divide handling routine |

Instead of 16 bits $\div 8$ bits, the operation performed is 32 bits $\div 16$ bits $\rightarrow$ quotient ( 16 bits) and remainder ( 16 bits), and no overflow occurs. The 16-bit quotient is stored in R 1 and the 8 -bit remainder in the lower 8 bits of E 1 . The upper 8 bits of E 1 are all 0 .


## 2. Programming solution for DIVXU.W R0, ER1

Example 1: Divide upper 16 bits and lower 16 bits of 32 -bit dividend separately and obtain 32-bit quotient

| MOV.W | R0, R0 |  | R0 $=0$ ? (Zero divisor?) |
| :---: | :---: | :---: | :---: |
| BEQ | ZERODIV |  | Branch to ZERODIV if R0 $=0$ |
| MOV.W | E1, E2 |  | Copy upper 16 bits of dividend to R2 and |
| EXTU.L | ER2 | (*1) | zero-extend to 32 bits |
| DIVXU.W | R0, ER2 | (*2) | Divide upper 16 bits of dividend |
| MOV.W | E2, E1 | (*3) | $\mathrm{E} 2 \rightarrow \mathrm{E} 1$ (store partial remainder in E1) |
| DIVXU.W | R0, ER1 | (*4) | Divide lower 16 bits of dividend (including repeated division of upper 16 bits) |
| MOV.W | R2, E2 |  | Store upper part of quotient in E2 |
| MOV.W | R1, R2 | (*5) | Store lower part of quotient in R2 |
| RTS |  |  |  |
| DIV: |  |  | Zero-divide handling routine |

The resulting operation is 32 bits $\div 16$ bits $\rightarrow$ quotient ( 32 bits) and remainder ( 16 bits), and no overflow occurs. The 32 -bit quotient is stored in ER2, the 16-bit remainder in E1.


## Operation

if $\mathrm{R} 4 \mathrm{~L} \neq 0$ then
repeat @ER5+ $\rightarrow$ @ER6+
R4L-1 $\rightarrow$ R4L
until R4L $=0$
else next;

## Assembly-Language Format

EEPMOV.B

## Condition Code


$\mathrm{H}:$ Previous value remains unchanged.
N : Previous value remains unchanged.
Z: Previous value remains unchanged.
V: Previous value remains unchanged.
C: Previous value remains unchanged.

## Operand Size

## Description

This instruction performs a block memory transfer. It moves data from the memory location specified in ER5 to the memory location specified in ER6, increments ER5 and ER6, decrements R4L, and repeats these operations until R4L reaches zero. Execution then proceeds to the next instruction. No interrupts are detected while the block transfer is in progress. When the EEPMOV instruction ends, R4L contains 0, and ER5 and ER6 contain the last transfer address +1 . The data transfer is performed a byte at a time, with R4L indicating the number of bytes to be transferred. The byte symbol in the assembly-language format designates the size of R4L (and limits the maximum number of bytes that can be transferred to 255).

## Operand Format and Number of States Required for Execution

| Addressing | Mnemonic | Operands | Instruction Format |  |  |  |  |  |  |  | No. of States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mode | nem |  | 1st byte |  | 2nd byte |  | 3rd byte |  | 4th byte |  |  |
| - | EEPMOV.B |  | 7 | B | 5 | C | 5 | 9 | 8 | F | $8+4 n^{*}$ |

Note: * n is the initial value of R4L. Although n bytes of data are transferred, memory is accessed $2(n+1)$ times, requiring $4(n+1)$ states. $(n=0,1,2, \ldots, 255)$.

## Notes

This instruction first reads the memory locations indicated by ER5 and ER6, then performs the data transfer. The number of states required for execution differs from the H8/300 CPU .

### 2.2.28 (2) EEPMOV (W)

EEPMOV (MOVe data to EEPROM)

Operation
if $\mathrm{R} 4 \neq 0$ then
repeat
@ER5+ $\rightarrow$ @ER6+
R4-1 $\rightarrow$ R4
until R4 $=0$
else next;
Assembly-Language Format
EEPMOV.W
Operand Size

## Condition Code


$\mathrm{H}:$ Previous value remains unchanged.
N : Previous value remains unchanged.
Z: Previous value remains unchanged.
V: Previous value remains unchanged.
C: Previous value remains unchanged.

## Description

This instruction performs a block memory transfer. It moves data from the memory location specified in ER5 to the memory location specified in ER6, increments ER5 and ER6, decrements R4, and repeats these operations until R4 reaches zero. Execution then proceeds to the next instruction. No interrupts except NMI are detected while the block transfer is in progress. When the EEPMOV instruction ends, R4 contains 0, and ER5 and ER6 contain the last transfer address +1 . The data transfer is performed a byte at a time, with R4 indicating the number of bytes to be transferred. The word symbol in the assembly-language format designates the size of R4 (allowing a maximum 65535 bytes to be transferred).

## Operand Format and Number of States Required for Execution

| Addressing Mode | Mnemonic | Operands | Instruction Format |  |  |  |  |  |  |  | No. of States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | 2nd byte |  | 3rd byte |  | 4th byte |  |  |
| - | EEPMOV.W |  | 7 | B | D | 4 | 5 | 9 | 8 | F | $8+4 \mathrm{n}$ |

Note: $n$ is the initial value of R4. Although $n$ bytes of data are transferred, memory is accessed $2(n+1)$ times, requiring $4(n+1)$ states. ( $n=0,1,2, \ldots, 65535)$.

## Notes

This instruction first reads memory at the addresses indicated by ER5 and ER6, then carries out the block data transfer.

## EEPMOV (W)

## EEPMOV.W Instruction and NMI Interrupt

If an NMI request occurs while the EEPMOV.W instruction is being executed, NMI interrupt exception handling is carried out at the end of the current read-write cycle. Register contents are then as follows:

ER5: address of the next byte to be transferred
ER6: destination address of the next byte
R4: number of bytes remaining to be transferred
The program counter value pushed on the stack in NMI interrupt exception handling is the address of the next instruction after the EEPMOV.W instruction. Programs should be coded as follows to allow for NMI interrupts during execution of the EEPMOV.W instruction.

## Example:

```
L1: EEPMOV.W
    MOV.W R4, R4
    BNE L1
```

During execution of the EEPMOV.B instruction no interrupts are accepted, including NMI.

## Operation

(<Bit 7> of Rd) $\rightarrow$ (<bits 15 to $8>$ of Rd>

## Assembly-Language Format

EXTS.W Rd

## Operand Size

Word

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | 0 | - |

H : Previous value remains unchanged.
N : Set to 1 if the result is negative; otherwise cleared to 0 .
Z: Set to 1 if the result is zero; otherwise cleared to 0 .
V: Always cleared to 0 .
C: Previous value remains unchanged.

## Description

This instruction copies the sign of the lower 8 bits in a 16-bit register Rd in the upward direction (copies Rd bit 7 to bits 15 to 8 ) to extend the data to signed word data.

| Rd |  | Rd |  |
| :---: | :---: | :---: | :---: |
| Don't care |  | Sign extension |  |
| 8 bits | 48 bits Sign bit | 8 bits | 8 bits |

## Available Registers

Rd: R0 to R7, E0 to E7

## Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  | No. of <br> States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte |  | 2 |
| Register direct | EXTS.W | Rd | 1 | 7 | D | rd |  |  |

## Notes

## Operation

(<Bit 15> of ERd) $\rightarrow$ (<bits 31 to $16>$ of ERd>)

## Assembly-Language Format

EXTS.L ERd

## Operand Size

Longword

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | 0 | - |

I: Previous value remains unchanged.
H: Previous value remains unchanged.
N : Set to 1 if the result is negative; otherwise cleared to 0 .
Z: Set to 1 if the result is zero; otherwise cleared to 0 .
V: Always cleared to 0 .
C: Previous value remains unchanged.

## Description

This instruction copies the sign of the lower 16 bits (general register Rd) in a 32-bit register ERd in the upward direction (copies ERd bit 15 to bits 31 to 16) to extend the data to signed longword data.

| ERd |  | ERd |  |
| :---: | :---: | :---: | :---: |
| Don't care |  | Sign extension |  |
| 16 bits | 16 bits <br> Sign bit | 16 bits | 16 bits |

## Available Registers

ERd: ER0 to ER7

## Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  | No. of <br> States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1 | 7 | F | 1st byte | 2nd byte |  |
| 4th byte |  |  | 2 |  |  |  |  |  |

## Notes

### 2.2.30 (1) EXTU (W)

EXTU (EXTend as Unsigned)

Operation
$0 \rightarrow$ (<bits 15 to $8>$ of Rd>)
Zero extend
Assembly-Language Format
EXTU.W Rd
Operand Size
Word

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | 0 | $\hat{\mathrm{\imath}}$ | 0 | - |

H: Previous value remains unchanged.
N : Always cleared to 0 .
Z: Set to 1 if the result is zero; otherwise cleared to 0 .
V: Always cleared to 0 .
C: Previous value remains unchanged.

## Description

This instruction extends the lower 8 bits in a 16-bit register Rd to word data by padding with zeros. That is, it clears the upper 8 bits of Rd (bits 15 to 8 ) to 0 .

Rd


## Available Registers

Rd: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  | No. of <br> States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte | 2 |  |
| Register direct | EXTU.W | Rd | 1 | 7 | 5 | rd |  |  |

## Notes

## Operation

$0 \rightarrow$ (<bits 31 to $16>$ of ERd>)
Zero extend

## Assembly-Language Format

EXTU.L ERd

## Operand Size

Longword

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | 0 | $\hat{\imath}$ | 0 | - |

H: Previous value remains unchanged.
N : Always cleared to 0 .
Z: Set to 1 if the result is zero; otherwise cleared to 0 .
V: Always cleared to 0 .
C: Previous value remains unchanged.

## Description

This instruction extends the lower 16 bits (general register Rd) in a 32-bit register ERd to longword data by padding with zeros. That is, it clears the upper 16 bits of ERd (bits 31 to 16) to 0 .

| ERd |  |
| :---: | :---: | :---: | :---: |
| Don't care | $\rightarrow$Zero extension   <br> 16 bits 16 bits 16 bits |

## Available Registers

ERd: ER0 to ER7

## Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  | No. of <br> States |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte |  |  |
| Register direct | EXTU.L | ERd | 1 | 7 | 7 | 0 erd |  |  |

## Notes

### 2.2.31 (1) INC (B)

## Operation

$\mathrm{Rd}+1 \rightarrow \mathrm{Rd}$

## Assembly-Language Format

INC.B Rd

## Operand Size

Byte

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | - |

$\mathrm{H}: ~ P r e v i o u s ~ v a l u e ~ r e m a i n s ~ u n c h a n g e d . ~$
N : Set to 1 if the result is negative; otherwise cleared to 0 .
Z : Set to 1 if the result is zero; otherwise cleared to 0 .
V: Set to 1 if an overflow occurs; otherwise cleared to 0 .
C: Previous value remains unchanged.

## Description

This instruction increments an 8-bit register Rd (destination register) and stores the result in the 8-bit register Rd.

## Available Registers

Rd: R0L to R7L, R0H to R7H

## Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  | No. of <br> States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte |  |  |
| Register direct | INC.B | Rd | 0 | A | 0 | rd |  |  |

## Notes

An overflow is caused by the operation $\mathrm{H}^{\prime} 7 \mathrm{~F}+1 \rightarrow \mathrm{H}^{\prime} 80$.

### 2.2.31 (2) INC (W)

INC (INCrement)

## Operation

$\mathrm{Rd}+1 \rightarrow \mathrm{Rd}$
$\mathrm{Rd}+2 \rightarrow \mathrm{Rd}$

## Assembly-Language Format

INC.W \#1, Rd
INC.W \#2, Rd

## Operand Size

Word

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | - |

H : Previous value remains unchanged.
N : Set to 1 if the result is negative; otherwise cleared to 0 .
Z: Set to 1 if the result is zero; otherwise cleared to 0 .
V: Set to 1 if an overflow occurs; otherwise cleared to 0.
C: Previous value remains unchanged.

## Description

This instruction adds the immediate value 1 or 2 to the contents of a 16-bit register Rd (destination register) and stores the result in the 16-bit register Rd.

## Available Registers

Rd : R0 to R7, E0 to E7

## Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  |  | No. of <br> States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte |  |  |  |
| Register direct | INC.W | \#1, Rd | 0 | B | 5 | rd |  |  | 2 |
| Register direct | INC.W | \#2, Rd | 0 | B | D | rd |  |  | 2 |

## Notes

An overflow is caused by the operations H'7FFF $+1 \rightarrow \mathrm{H}^{\prime} 8000$, $\mathrm{H}^{\prime} 7 \mathrm{FFF}+2 \rightarrow \mathrm{H}^{\prime} 8001$, and $\mathrm{H}^{\prime} 7 \mathrm{FFE}+2 \rightarrow \mathrm{H}^{\prime} 8000$.

## Operation

ERd $+1 \rightarrow$ ERd
ERd $+2 \rightarrow$ ERd

## Assembly-Language Format

INC.L \#1, ERd
INC.L \#2, ERd

## Operand Size

Longword

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | - |

H: Previous value remains unchanged.
N : Set to 1 if the result is negative; otherwise cleared to 0 .
Z: Set to 1 if the result is zero; otherwise cleared to 0 .
V: Set to 1 if an overflow occurs; otherwise cleared to 0 .
C: Previous value remains unchanged.

## Description

This instruction adds the immediate value 1 or 2 to the contents of a 32-bit register ERd (destination register) and stores the result in the 32-bit register ERd.

## Available Registers

ERd: ER0 to ER7

## Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  | No. of <br> States |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte |  |  |
| Register direct | INC.L | \#1, ERd | 0 | B | 7 | 0 | erd |  |
| Register direct | INC.L | \#2, ERd | 0 | B | F | 0 | erd |  |

## Notes

An overflow is caused by the operations H'7FFFFFFF $+1 \rightarrow \mathrm{H}^{\prime} 80000000, \mathrm{H}^{\prime} 7$ FFFFFFF $+2 \rightarrow$ $\mathrm{H}^{\prime} 80000001$, and $\mathrm{H}^{\prime} 7 \mathrm{FFFFFFE}+2 \rightarrow \mathrm{H}^{\prime} 80000000$.

## Operation

Effective address $\rightarrow \mathrm{PC}$

## Assembly-Language Format

```
JMP <EA>
```


## Operand Size

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

H: Previous value remains unchanged.
N : Previous value remains unchanged.
Z: Previous value remains unchanged.
V: Previous value remains unchanged.
C: Previous value remains unchanged.

## Description

This instruction branches unconditionally to a specified address

## Available Registers

ERn: ER0 to ER7

## Operand Format and Number of States Required for Execution

| Addressing Mode | Mnemonic | Operands | Instruction Format |  |  |  |  | No. of State |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte |  | 2nd b | 3rd byte | 4th byte | Normal | Advanced |
| Register indirect | JMP | @ERn | 5 | 9 | 0 ern |  |  | 4 |  |
| Absolute address | JMP | @aa:24 | 5 | A | abs |  |  | 6 |  |
| Memory indirect | JMP | @@aa:8 | 5 | B | abs |  |  | 8 | 10 |

## Notes

The structure of the branch address and the number of states required for execution differ between normal mode and advanced mode.
The branch address must be even.

## Operation

PC $\rightarrow$ @-SP
Effective address $\rightarrow \mathrm{PC}$
Assembly-Language Format
JSR <EA>

## Operand Size

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

H: Previous value remains unchanged.
N : Previous value remains unchanged.
Z: Previous value remains unchanged.
V: Previous value remains unchanged.
C: Previous value remains unchanged.

## Description

This instruction pushes the program counter on the stack as a return address, then branches to a specified effective address. The program counter value pushed on the stack is the address of the instruction following the JSR instruction.

## Available Registers

ERn: ER0 to ER7

## Operand Format and Number of States Required for Execution

| Addressing Mode | Mnemonic | Operands | Instruction Format |  |  |  |  | No. of State |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte |  | 2nd b | 3rd byte | 4th byte | Normal | Advanced |
| Register indirect | JSR | @ERn | 5 | D | 0 ern |  |  | 6 | 8 |
| Absolute address | JSR | @aa:24 | 5 | E | abs |  |  | 8 | 10 |
| Memory indirect | JSR | @@aa:8 | 5 | F | abs |  |  | 8 | 12 |

## Notes

Note that the structures of the stack and branch addresses differ between normal and advanced mode. Only the lower 16 bits of the PC are saved in normal mode.

The branch address must be even.


Advanced mode

## Operation

(EAs) $\rightarrow$ CCR

## Assembly-Language Format

LDC.B <EAs>, CCR

## Operand Size

Byte

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ |

I: Loaded from the corresponding bit in the source operand.
H: Loaded from the corresponding bit in the source operand.
N : Loaded from the corresponding bit in the source operand.
Z: Loaded from the corresponding bit in the source operand.
V: Loaded from the corresponding bit in the source operand.
C: Loaded from the corresponding bit in the source operand.

## Description

This instruction loads the source operand into the CCR.
Note that no interrupts, even NMI interrupts, will be accepted at the point that this instruction completes.

## Available Registers

Rs: R0L to R7L, R0H to R7H

## Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  | No. of <br> States |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte |  |  |
| Immediate | LDC.B | \#xx:8, CCR | 0 | 7 | IMM |  |  | 2 |
| Register direct | LDC.B | Rs, CCR | 0 | 3 | 0 | rs |  |  |

## Notes

## Operation

(EAs) $\rightarrow$ CCR
Assembly-Language Format
LDC.W <EAs>, CCR

## Operand Size

Word

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ |

I: Loaded from the corresponding bit in the source operand.
H : Loaded from the corresponding bit in the source operand.
N : Loaded from the corresponding bit in the source operand.
Z: Loaded from the corresponding bit in the source operand.
V: Loaded from the corresponding bit in the source operand.
C: Loaded from the corresponding bit in the source operand.

## Description

This instruction loads the source operand contents into the condition-code register (CCR). Although CCR is a byte register, the source operand is word size. The contents of the even address are loaded into CCR.

No interrupt requests, including NMI, are accepted immediately after execution of this instruction.

## Available Registers

ERs: ER0 to ER7

### 2.2.34 (2) LDC (W)

LDC (LoaD to Control register) Load CCR
Operand Format and Number of States Required for Execution

Notes

## Operation

$\mathrm{Rs} \rightarrow \mathrm{Rd}$

## Assembly-Language Format

MOV.B Rs, Rd

## Operand Size

Byte

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | 0 | - |

H : Previous value remains unchanged.
N : Set to 1 if the data value is negative; otherwise cleared to 0 .
Z: Set to 1 if the data value is zero; otherwise cleared to 0 .
V : Always cleared to 0 .
C: Previous value remains unchanged.

## Description

This instruction transfers one byte of data from an 8-bit register Rs to an 8-bit register Rd, tests the transferred data, and sets condition-code flags according to the result.

## Available Registers

Rd: R0L to R7L, R0H to R7H
Rs: R0L to R7L, R0H to R7H
Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |
| Register direct | MOV.B | Rs, Rd | 0 | C | rs | rd |  |  |

## Notes

### 2.2.35 (2) MOV (W)

MOV (MOVe data)

## Operation

$\mathrm{Rs} \rightarrow \mathrm{Rd}$

## Assembly-Language Format

MOV.W Rs, Rd

## Operand Size

Word

Condition Code

$\mathrm{H}: ~ P r e v i o u s ~ v a l u e ~ r e m a i n s ~ u n c h a n g e d . ~$
N : Set to 1 if the data value is negative; otherwise cleared to 0 .
Z : Set to 1 if the data value is zero; otherwise cleared to 0 .
V: Always cleared to 0 .
C: Previous value remains unchanged.

## Description

This instruction transfers one word of data from a 16-bit register Rs to a 16-bit register Rd, tests the transferred data, and sets condition-code flags according to the result.

## Available Registers

Rd: R0 to R7, E0 to E7
Rs: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  | No. of <br> States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte |  |  |
| Register direct | MOV.W | Rs, Rd | 0 | D | rs | rd |  |  |

## Notes

## Operation

ERs $\rightarrow$ ERd

Assembly-Language Format
MOV.L ERs, ERd

## Operand Size

Longword

## Condition Code



H: Previous value remains unchanged.
N : Set to 1 if the data value is negative; otherwise cleared to 0 .
Z: Set to 1 if the data value is zero; otherwise cleared to 0 .
V: Always cleared to 0 .
C: Previous value remains unchanged.

## Description

This instruction transfers one longword of data from a 32-bit register ERs to a 32-bit register ERd, tests the transferred data, and sets condition-code flags according to the result.

## Available Registers

ERd: ER0 to ER7
ERs: ER0 to ER7
Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  | No. of |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte | States |  |
| Register direct | MOV.L | ERs, ERd | 0 | F | 1 | 0 ers | 0 |  |

## Notes

### 2.2.35 (4) MOV (B)

## Operation

(EAs) $\rightarrow$ Rd

## Assembly-Language Format

MOV.B <EAs>, Rd

## Operand Size

Byte

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | 0 | - |

$\mathrm{H}:$ Previous value remains unchanged.
N : Set to 1 if the data value is negative; otherwise cleared to 0 .
Z : Set to 1 if the data value is zero; otherwise cleared to 0 .
V: Always cleared to 0 .
C: Previous value remains unchanged.

## Description

This instruction transfers the source operand contents to an 8-bit register Rs, tests the transferred data, and sets condition-code flags according to the result.

## Available Registers

Rd: R0L to R7L, R0H to R7H
ERs: ER0 to ER7

### 2.2.35 (4) MOV (B)



## Description

This instruction transfers the source operand contents to a 16 -bit register Rd , tests the transferred data, and sets condition-code flags according to the result.

## Available Registers

Rd: R0 to R7, E0 to E7
ERs: ER0 to ER7

### 2.2.35 (5) MOV (W)

Operand Format and Number of States Required for Execution

| Addressing Mode | Mnemonic | Operands | Instruction Format |  |  |  |  |  |  |  |  |  |  |  |  | No. of States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte |  | 2nd byte |  | 3rd byte |  | 4th byte |  |  | yte | 6th byte | 7th byte | 8th byte |  |
| Immediate | MOV.W | \#xx:16,Rd | 7 | 9 | 0 | rd | IMM |  |  |  |  |  |  |  |  | 4 |
| Register indirect | MOV.W | @ERs,Rd | 6 | 9 | 0 ers | rd |  |  |  |  |  |  |  |  |  | 4 |
| Register indirect with displacement | MOV.W | @(d:16,ERs),Rd | 6 | F | 0 ers | rd | disp |  |  |  |  |  |  |  |  | 6 |
|  | MOV.W | @(d:24,ERs),Rd | 7 | 8 | 0 ers | 0 | 6 | B | 2 | rd | 0 | 0 | disp |  |  | 10 |
| Register indirect with post-increment | MOV.W | @ERs+,Rd | 6 | D | 0 ers: | rd |  |  |  |  |  |  |  |  |  | 6 |
| Absolute address | MOV.W | @aa:16,Rd | 6 | B | 0 | rd | abs |  |  |  |  |  |  |  |  | 6 |
|  | MOV.W | @aa:24,Rd | 6 | B | 2 | rd | 0 | 0 | abs |  |  |  |  |  |  | 8 |

Notes

1. The source operand <EAs> must be located at an even address.
2. In machine language, MOV.W @R7+, Rd is identical to POP.W Rd.

## Operation

(EAs) $\rightarrow$ ERd

## Assembly-Language Format

MOV.L <EAs>, ERd

## Operand Size

Longword

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | 0 | - |

H: Previous value remains unchanged.
N : Set to 1 if the data value is negative; otherwise cleared to 0 .
Z : Set to 1 if the data value is zero; otherwise cleared to 0 .
V: Always cleared to 0 .
C: Previous value remains unchanged.

## Description

This instruction transfers the source operand contents to a specified 32-bit register (ERd), tests the transferred data, and sets condition-code flags according to the result. The first memory word located at the effective address is stored in extended register Ed. The next word is stored in general register Rd.


## Available Registers

ERd: ER0 to ER7
ERs: ER0 to ER7
Operand Format and Number of States Required for Execution


[^0]

## Description

This instruction transfers the contents of an 8-bit register Rs (source operand) to a destination location, tests the transferred data, and sets condition-code flags according to the result.

## Available Registers

Rs: R0L to R7L, R0H to R7H
ERd: ER0 to ER7


## Description

This instruction transfers the contents of a 16-bit register Rs (source operand) to a destination location, tests the transferred data, and sets condition-code flags according to the result.

## Available Registers

Rs: R0 to R7, E0 to E7
ERd: ER0 to ER7

### 2.2.35 (8) MOV (W)

## MOV (MOVe data)

Operand Format and Number of States Required for Execution

| Addressing Mode | Mnemonic | Operands | Instruction Format |  |  |  |  |  |  |  | No. of States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte | 5th byte | 6th byte | 7th byte | 8th byte |  |
| Register indirect | MOV.W | Rs,@ERd | $6 \vdots 9$ | $1 \text { :erd: rs }$ |  |  |  |  |  |  | 4 |
| Register indirect with displacement | MOV.W | Rs,@(d:16,ERd) | $6: F$ | 1 erd rs | disp |  |  |  |  |  | 6 |
|  | MOV.W | Rs,@(d:24,ERd) | 7 : 8 | 0 erd 0 | 6 B | A | $0 \vdots 0$ | disp |  |  | 10 |
| Register indirect with post-increment | MOV.W | Rs,@-ERd | $6 \vdots$ D | 1 erd: rs |  |  |  |  |  |  | 6 |
| Absolute address | MOV.W | Rs,@aa:16 | 6 B | 8 : rs | abs |  |  |  |  |  | 6 |
|  | MOV.W | Rs,@aa:24 | 6 B | A | $0 \vdots 0$ | abs |  |  |  |  | 8 |

Notes

1. The destination operand <EAd> must be located at an even address.
In machine language, MOV.W Rs, @-R7 is identical to PUSH.W Rs.
2. Execution of MOV.W Rn, @-ERn first decrements ERn by 2 , then transfers the resulting value.

## Operation

ERs $\rightarrow$ (EAd)

## Assembly-Language Format

MOV.L ERs, <EAd>

## Operand Size

Longword

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | 0 | - |

$\mathrm{H}:$ Previous value remains unchanged.
N : Set to 1 if the data value is negative; otherwise cleared to 0 .
Z : Set to 1 if the data value is zero; otherwise cleared to 0 .
V: Always cleared to 0 .
C: Previous value remains unchanged.

## Description

This instruction transfers the contents of a 32-bit register ERs (source operand) to a destination location, tests the transferred data, and sets condition-code flags according to the result. The extended register (Es) contents are stored at the first word indicated by the effective address. The general register (Rs) contents are stored at the next word.


## Available Registers

ERs: ER0 to ER7
ERd: ER0 to ER7
2.2.35 (9) MOV (L)

MOV (MOVe data)
Operand Format and Number of States Required for Execution

Notes

1. The destination operand <EAd> must be located at an even address. 2. In machine language, MOV.L ERs, @-ER7 is identical to PUSH.L ERs.
2. Execution of MOV.L ERn, @-ERn first decrements ERn by 4, then transfers the resulting value.

### 2.2.36 MOVFPE

MOVFPE (MOVe From Peripheral with E clock)

## Operation

(EAs) $\rightarrow \mathrm{Rd}$
Synchronized with E clock
Assembly-Language Format
MOVFPE @aa:16, Rd
Operand Size
Byte

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | 0 | - |

H: Previous value remains unchanged.
N : Set to 1 if the data value is negative; otherwise cleared to 0 .
Z: Set to 1 if the data value is zero; otherwise cleared to 0 .
V: Always cleared to 0 .
C: Previous value remains unchanged.

## Description

This instruction transfers memory contents specified by a 16-bit absolute address to a general register Rd in synchronization with an E clock, tests the transferred data, and sets condition-code flags according to the result.
Note: Avoid using this instruction in microcontrollers not having an E clock output pin, or in single-chip mode.

## Available Registers

Rd: R0L to R7L, R0H to R7H

## Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  |  | No. of <br> States |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte | abs | $*$ |  |
| Absolute <br> address | MOVFPE | @aa:16, Rd | 6 | A | 4 | rd | abs |  |  |

## Notes

1. This instruction cannot be used with addressing modes other than the above, and cannot transfer word data or longword data.
2. Data transfer by this instruction requires 9 to 16 states, so the execution time is variable. For details, refer to the relevant microcontroller hardware manual.

### 2.2.37 MOVTPE

## Operation

Rs $\rightarrow$ (EAd)
Synchronized with E clock

## Assembly-Language Format

MOVTPE Rs, @aa:16

## Operand Size

Byte

Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | 0 | - |

H: Previous value remains unchanged.
N : Set to 1 if the data value is negative; otherwise cleared to 0 .
Z: Set to 1 if the data value is zero; otherwise cleared to 0 .
V: Always cleared to 0 .
C: Previous value remains unchanged.

## Description

This instruction transfers the contents of a general register Rs (source operand) to a destination location specified by a 16 -bit absolute address in synchronization with an E clock, tests the transferred data, and sets condition-code flags according to the result.
Note: Avoid using this instruction in microcontrollers not having an E clock output pin, or in single-chip mode.

## Available Registers

Rs: R0L to R7L, R0H to R7H

## Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |
| Absolute <br> address | MOVTPE | Rs, @aa:16 | 1st byte | 2nd byte | 3rd byte | 4th byte | A | C |
|  |  |  | rs | abs |  | $*$ |  |  |

## Notes

1. This instruction cannot be used with addressing modes other than the above, and cannot transfer word data or longword data.
2. Data transfer by this instruction requires 9 to 16 states, so the execution time is variable. For details, refer to the relevant microcontroller hardware manual.

## Operation

$\mathrm{Rd} \times \mathrm{Rs} \rightarrow \mathrm{Rd}$

## Assembly-Language Format

MULXS.B Rs, Rd

## Operand Size

Byte

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | - | - |

H : Previous value remains unchanged.
N : Set to 1 if the result is negative; otherwise cleared to 0 .
Z: Set to 1 if the result is zero; otherwise cleared to 0.
V: Previous value remains unchanged.
C: Previous value remains unchanged.

## Description

This instruction multiplies the lower 8 bits of a 16-bit register Rd (destination operand) by the contents of an 8-bit register Rs (source operand) as signed data and stores the result in the 16-bit register Rd . If Rd is a general register, Rs can be the upper part ( RdH ) or lower part ( RdL ) of Rd . The operation performed is 8 -bit $\times 8$-bit $\rightarrow 16$-bit signed multiplication.

| Rd | Rs |  |
| :---: | :---: | :---: |
| Don't care | Multiplicand |  |
| 8 bits | $\times$Multiplier <br> 8 bits |  |

## Available Registers

Rd: R0 to R7, E0 to E7
Rs: R0L to R7L, R0H to R7H

## Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  |  | No. of <br> States |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte |  |  |  |  |
| Register direct | MULXS.B | Rs, Rd | 0 | 1 | C | 0 | 5 | 0 | rs | rd |

## Notes

## Operation

$\mathrm{ERd} \times \mathrm{Rs} \rightarrow \mathrm{ERd}$

## Assembly-Language Format

MULXS.W Rs, ERd

## Operand Size

Word

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | - | - |

$\mathrm{H}: ~ P r e v i o u s ~ v a l u e ~ r e m a i n s ~ u n c h a n g e d . ~$
N : Set to 1 if the result is negative; otherwise cleared to 0 .
Z : Set to 1 if the result is zero; otherwise cleared to 0.
V: Previous value remains unchanged.
C: Previous value remains unchanged.

## Description

This instruction multiplies the lower 16 bits of a 32-bit register ERd (destination operand) by the contents of a 16-bit register Rs (source operand) as signed data and stores the result in the 32-bit register ERd. Rs can be the upper part (Ed) or lower part (Rd) of ERd. The operation performed is 16 -bit $\times 16$-bit $\rightarrow 32$-bit signed multiplication.

| ERd |  |
| :--- | :--- |
| Don't care | Multiplicand |

16 bits
Rs

16 bits
ERd
$\rightarrow$

| Product |
| :---: |
| 32 bits |

## Available Registers

ERd: ER0 to ER7
Rs: R0 to R7, E0 to E7

## Operand Format and Number of States Required for Execution

| Addressing | Mnemonic | Operands | Instruction Format |  |  |  |  |  |  |  | No. of States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mode | Mnemonic |  | 1st byte |  | 2nd byte |  | 3rd byte |  | 4th byte |  |  |
| Register direct | MULXS.W | Rs, ERd | 0 | 1 | C | 0 | 5 | 2 |  | 0 erd | 24 |

## Notes

## Operation

$\mathrm{Rd} \times \mathrm{Rs} \rightarrow \mathrm{Rd}$

## Assembly-Language Format

MULXU.B Rs, Rd

Operand Size
Byte

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

H : Previous value remains unchanged.
N : Previous value remains unchanged.
Z: Previous value remains unchanged.
V: Previous value remains unchanged.
C: Previous value remains unchanged.

## Description

This instruction multiplies the lower 8 bits of a 16-bit register Rd (destination operand) by the contents of an 8-bit register Rs (source operand) and stores the result in the 16-bit register Rd. If Rd is a general register, Rs can be the upper part $(\mathrm{RdH})$ or lower part ( RdL ) of Rd . The operation performed is 8 -bit $\times 8$-bit $\rightarrow 16$-bit multiplication.

| Rd |  | Rs |  | Rd |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Don't care | Multiplicand |  |  |  |  |
| 8 bits | $\times$Multiplier  <br> 8 bits Product <br> 16 bits  |  |  |  |  |

## Available Registers

Rd: R0 to R7, E0 to E7
Rs: R0L to R7L, R0H to R7H
Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  | No. of <br> States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte |  |  |
| Register direct | MULXU.B | Rs, Rd | 5 | 0 | rs | rd |  |  |
| 14 |  |  |  |  |  |  |  |  |

## Notes

## Operation

ERd $\times$ Rs $\rightarrow$ ERd

## Assembly-Language Format

MULXU.W Rs, ERd

## Operand Size

Word

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

$\mathrm{H}:$ Previous value remains unchanged.
N : Previous value remains unchanged.
Z: Previous value remains unchanged.
V: Previous value remains unchanged.
C: Previous value remains unchanged.

## Description

This instruction multiplies the lower 16 bits of a 32-bit register ERd (destination operand) by the contents of a 16-bit register Rs (source operand) and stores the result in the 32-bit register ERd. Rs can be the upper part (Ed) or lower part ( Rd ) of ERd. The operation performed is 16 -bit $\times 16$-bit $\rightarrow$ 32-bit multiplication.

| Don't care | Multiplicand |  |
| :---: | :---: | :---: |
| 16 bits | $\times$ ERd <br>  Multiplier <br> 16 bits Product <br> 32 bits  |  |

## Available Registers

ERd: ER0 to ER7
Rs: R0 to R7, E0 to E7

## Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  | No. of |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte | States |  |
| Register direct | MULXU.W | Rs, ERd | 5 | 2 | rs 0 erd |  |  | 22 |

## Notes

## Operation

$0-\mathrm{Rd} \rightarrow \mathrm{Rd}$

Assembly-Language Format
NEG.B Rd

Operand Size
Byte

Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | $\hat{\imath}$ | - | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ |

$\mathrm{H}: ~$ Set to 1 if there is a borrow at bit 3 ; otherwise cleared to 0 .
N : Set to 1 if the result is negative; otherwise cleared to 0 .
Z: Set to 1 if the result is zero; otherwise cleared to 0 .
V: Set to 1 if an overflow occurs; otherwise cleared to 0 .
C: Set to 1 if there is a borrow at bit 7; otherwise cleared to 0 .

## Description

This instruction takes the two's complement of the contents of an 8-bit register Rd (destination operand) and stores the result in the 8 -bit register Rd (subtracting the register contents from $\mathrm{H}^{\prime} 00$ ). If the original contents of Rd was H'80, however, the result remains H'80.

## Available Registers

Rd: R0L to R7L, R0H to R7H
Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |
| Register direct | NEG.B | Rd | 1 1st byte | 2nd byte | 3rd byte | 4th byte |  |  |

## Notes

An overflow occurs if the previous contents of Rd was $\mathrm{H}^{\prime} 80$.

## Operation

$0-\mathrm{Rd} \rightarrow \mathrm{Rd}$

## Assembly-Language Format

NEG.W Rd

## Operand Size

Word

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | $\hat{\imath}$ | - | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ |

H : Set to 1 if there is a borrow at bit 11 ; otherwise cleared to 0 .
N : Set to 1 if the result is negative; otherwise cleared to 0 .
Z: Set to 1 if the result is zero; otherwise cleared to 0 .
V: Set to 1 if an overflow occurs; otherwise cleared to 0 .
C: Set to 1 if there is a borrow at bit 15 ; otherwise cleared to 0 .

## Description

This instruction takes the two's complement of the contents of a 16-bit register Rd (destination operand) and stores the result in the 16 -bit register Rd (subtracting the register contents from $H^{\prime} 0000$ ). If the original contents of Rd was $\mathrm{H}^{\prime} 8000$, however, the result remains $\mathrm{H}^{\prime} 8000$.

## Available Registers

Rd: R0 to R7, E0 to E7

## Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |
| Register direct | NEG.W | Rd | 1 1st byte | 2nd byte | 3rd byte | 4th byte |  |  |

## Notes

An overflow occurs if the previous contents of Rd was H'8000.

## Operation

$0-$ ERd $\rightarrow$ ERd

Assembly-Language Format
NEG.L ERd

## Operand Size

Longword

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | $\hat{\imath}$ | - | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ |

H: Set to 1 if there is a borrow at bit 27; otherwise cleared to 0 .
N : Set to 1 if the result is negative; otherwise cleared to 0 .
Z: Set to 1 if the result is zero; otherwise cleared to 0 .
V: Set to 1 if an overflow occurs; otherwise cleared to 0 .
C: Set to 1 if there is a borrow at bit 31 ; otherwise cleared to 0 .

## Description

This instruction takes the two's complement of the contents of a 32-bit register ERd (destination operand) and stores the result in the 32-bit register ERd (subtracting the register contents from $H^{\prime} 00000000$ ). If the original contents of ERd was $H^{\prime} 80000000$, however, the result remains H'80000000.

## Available Registers

ERd: ER0 to ER7
Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  | No. of |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte | States |
| Register direct | NEG.L | ERd | 1 | 7 | B 0 erd |  |  | 2 |

## Notes

An overflow occurs if the previous contents of ERd was H'80000000.

### 2.2.41 NOP

NOP (No OPeration)

## Operation

$\mathrm{PC}+2 \rightarrow \mathrm{PC}$

## Assembly-Language Format

NOP

## Operand Size

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

H : Previous value remains unchanged.
N : Previous value remains unchanged.
Z: Previous value remains unchanged.
V: Previous value remains unchanged.
C: Previous value remains unchanged.

## Description

This instruction only increments the program counter, causing the next instruction to be executed. The internal state of the CPU does not change.

## Available Registers

$\qquad$

Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  | No. of <br> States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte |  |  |
| - | NOP |  | 0 | 0 | 0 | 0 |  |  |

## Notes

## Operation

$\neg \mathrm{Rd} \rightarrow \mathrm{Rd}$

## Assembly-Language Format

NOT.B Rd

## Operand Size

Byte

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | 0 | - |

H: Previous value remains unchanged.
N : Set to 1 if the result is negative; otherwise cleared to 0 .
Z: Set to 1 if the result is zero; otherwise cleared to 0 .
V: Always cleared to 0 .
C: Previous value remains unchanged.

## Description

This instruction takes the one's complement of the contents of an 8-bit register Rd (destination operand) and stores the result in the 8 -bit register Rd.

## Available Registers

Rd: R0L to R7L, R0H to R7H

## Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  | No. of <br> States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte |  |  |
| Register direct | NOT.B | Rd | 1 | 7 | $0 \quad$ | rd |  |  |

## Notes

## Operation

$\neg \mathrm{Rd} \rightarrow \mathrm{Rd}$

## Assembly-Language Format

NOT.W Rd

## Operand Size

Word

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | 0 | - |

$\mathrm{H}: ~ P r e v i o u s ~ v a l u e ~ r e m a i n s ~ u n c h a n g e d . ~$
N : Set to 1 if the result is negative; otherwise cleared to 0 .
Z : Set to 1 if the result is zero (the previous Rd value was H'FFFF); otherwise cleared to 0 .
V: Always cleared to 0 .
C: Previous value remains unchanged.

## Description

This instruction takes the one's complement of the contents of a 16-bit register Rd (destination operand) and stores the result in the 16-bit register Rd.

## Available Registers

Rd: R0 to R7, E0 to E7

## Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |
|  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte |  |
| Register direct | NOT.W | Rd | $1 \quad \vdots$ | 7 | 1 | rd |  |

## Notes

## Operation

$\neg$ ERd $\rightarrow$ ERd
Assembly-Language Format NOT.L ERd

## Operand Size

Longword

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | 0 | - |

I: Previous value remains unchanged.
H : Previous value remains unchanged.
N : Set to 1 if the result is negative; otherwise cleared to 0 .
Z: Set to 1 if the result is zero; otherwise cleared to 0 .
V: Always cleared to 0 .
C: Previous value remains unchanged.

## Description

This instruction takes the one's complement of the contents of a 32-bit register ERd (destination operand) and stores the result in the 32-bit register ERd.

## Available Registers

ERd: ER0 to ER7
Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  | No. of |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte | States |  |
| Register direct | NOT.L | ERd | 1 | 7 | 3 | 0 |  |  |

## Notes

### 2.2.43 (1) OR (B)

OR (inclusive OR logical)

## Operation

$\mathrm{Rd} \vee(\mathrm{EAs}) \rightarrow \mathrm{Rd}$
Assembly-Language Format
OR.B <EAs>, Rd

## Operand Size

Byte

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | 0 | - |

$\mathrm{H}: ~ P r e v i o u s ~ v a l u e ~ r e m a i n s ~ u n c h a n g e d . ~$
N : Set to 1 if the result is negative; otherwise cleared to 0 .
Z: Set to 1 if the result is zero; otherwise cleared to 0.
V: Always cleared to 0 .
C: Previous value remains unchanged.

## Description

This instruction ORs the source operand with the contents of an 8-bit register Rd (destination register) and stores the result in the 8-bit register Rd.

## Available Registers

Rd: R0L to R7L, R0H to R7H
Rs: R0L to R7L, R0H to R7H
Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  | No. of <br> States |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte |  |  |
| Immediate | OR.B | \#xx:8, Rd | C | rd | IMM |  |  | 2 |
| Register direct | OR.B | Rs, Rd | 1 | 4 | rs | rd |  |  |

Notes

### 2.2.43 (2) OR (W)

OR (inclusive OR logical)

## Operation

$\mathrm{Rd} \vee(\mathrm{EAs}) \rightarrow \mathrm{Rd}$
Assembly-Language Format
OR.W <EAs>, Rd

## Operand Size

Word

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | 0 | - |

H: Previous value remains unchanged.
N : Set to 1 if the result is negative; otherwise cleared to 0 .
Z: Set to 1 if the result is zero; otherwise cleared to 0 .
V: Always cleared to 0 .
C: Previous value remains unchanged.

## Description

This instruction ORs the source operand with the contents of a 16-bit register Rd (destination register) and stores the result in the 16-bit register Rd.

## Available Registers

Rd: R0 to R7, E0 to E7
Rs: R0 to R7, E0 to E7
Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |
|  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte | 4 |  |
| Immediate | OR.W | \#xx:16, Rd | 7 | 9 | 4 | rd | IMM |  |
| Register direct | OR.W | Rs, Rd | 6 | 4 | rs | rd |  |  |

## Notes

### 2.2.43 (3) OR (L)

OR (inclusive OR logical)

## Operation

ERd $\vee($ EAs $) \rightarrow$ ERd
Assembly-Language Format
OR.L <EAs>, ERd

## Operand Size

Longword

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | 0 | - |

$\mathrm{H}: ~ P r e v i o u s ~ v a l u e ~ r e m a i n s ~ u n c h a n g e d . ~$
N : Set to 1 if the result is negative; otherwise cleared to 0 .
Z: Set to 1 if the result is zero; otherwise cleared to 0.
V: Always cleared to 0 .
C: Previous value remains unchanged.

## Description

This instruction ORs the source operand with the contents of a 32-bit register ERd (destination register) and stores the result in the 32-bit register ERd.

## Available Registers

ERd: ER0 to ER7
ERs: ER0 to ER7

## Operand Format and Number of States Required for Execution

| Addressing Mode | Mnemonic | Operands | Instruction Format |  |  |  |  |  |  |  |  | No. of States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte |  | 2nd byte |  | 3rd byte |  | 4th byte | 5th byte | 6th byte |  |
| Immediate | OR.L | \#xx:32,ERd | 7 | A | 4 | 0 erd |  |  |  |  |  | 6 |
| Register direct | OR.L | ERs, ERd | 0 | 1 | F | 0 | 6 | 4 | 0 ers 0 erd |  |  | 4 |

## Notes

### 2.2.44 ORC

ORC (inclusive OR Control register)

## Operation

CCR $\vee$ \#IMM $\rightarrow$ CCR

Assembly-Language Format
ORC \#xx:8, CCR

## Operand Size

Byte

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ |

I: Stores the corresponding bit of the result.
UI: Stores the corresponding bit of the result.
H: Stores the corresponding bit of the result.
U : Stores the corresponding bit of the result.
N : Stores the corresponding bit of the result.
Z: Stores the corresponding bit of the result.
V : Stores the corresponding bit of the result.
C: Stores the corresponding bit of the result.

## Description

This instruction ORs the contents of the condition-code register (CCR) with immediate data and stores the result in the condition-code register. No interrupt requests, including NMI, are accepted immediately after execution of this instruction.

## Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  | No. of <br> States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte |  |  |
| Immediate | ORC | \#xx:8, CCR | 0 | 4 | IMM |  |  | 2 |

## Notes

## Operation

$@ \mathrm{SP}+\rightarrow \mathrm{Rn}$

## Assembly-Language Format

POP.W Rn

## Operand Size

Word

## Condition Code

| I | UI | H | U | N | Z | V |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | 0 | - |

$\mathrm{H}:$ Previous value remains unchanged.
N : Set to 1 if the data value is negative; otherwise cleared to 0 .
Z : Set to 1 if the data value is zero; otherwise cleared to 0 .
V : Always cleared to 0 .
C: Previous value remains unchanged.

## Description

This instruction restores data from the stack to a 16-bit general register Rn , tests the restored data, and sets condition-code flags according to the result.

## Available Registers

Rn : R0 to R 7 , E0 to E 7

## Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  |  | No. of <br> States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte |  |  |  |
| - | POP.W | Rn | 6 | D | 7 | rn |  |  | 6 |

## Notes

POP.W Rn is identical to MOV.W @ SP+, Rn.

## Operation

@SP+ $\rightarrow$ ERn

Assembly-Language Format
POP.L ERn

## Operand Size

Longword

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | 0 | - |

H: Previous value remains unchanged.
N : Set to 1 if the data value is negative; otherwise cleared to 0 .
Z : Set to 1 if the data value is zero; otherwise cleared to 0 .
V: Always cleared to 0 .
C: Previous value remains unchanged.

## Description

This instruction restores data from the stack to a 32-bit general register ERn, tests the restored data, and sets condition-code flags according to the result.

## Available Registers

ERn: ER0 to ER7

Operand Format and Number of States Required for Execution

| Addressing | Mnemonic | Operands | Instruction Format |  |  |  |  |  |  |  | No. of States |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mode | c |  | 1st byte |  | 2nd byte |  | 3rd byte |  | 4th byte |  |  |  |
| - | POP.L | ERn | 0 | 1 | 0 | 0 | 6 | D | 7 | 0 |  | 10 |

## Notes

POP.L ERn is identical to MOV.L @SP+, ERn.

### 2.2.46 (1) PUSH (W)

PUSH (PUSH data)

## Operation

Rn $\rightarrow$ @-SP
Assembly-Language Format
PUSH.W Rn

## Operand Size

Word

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | 0 | - |

H: Previous value remains unchanged.
N : Set to 1 if the data value is negative; otherwise cleared to 0 .
Z: Set to 1 if the data value is zero; otherwise cleared to 0 .
V: Always cleared to 0 .
C: Previous value remains unchanged.

## Description

This instruction saves data from a 16-bit register Rn onto the stack, tests the saved data, and sets condition-code flags according to the result.

## Available Registers

Rn: R0 to R7, E0 to E7

## Operand Format and Number of States Required for Execution

| Addressing Mode | Mnemonic | Operands | Instruction Format |  |  |  |  |  | No. of States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte |  | 2nd byte |  | 3rd byte | 4th byte |  |
| - | PUSH.W | Rn | 6 | D | F | rn |  |  | 6 |

## Notes

1. PUSH.W Rn is identical to MOV.W Rn, @-SP.
2. When PUSH.W R7 or PUSH.W E7 is executed, the value saved on the stack is the lower part (R7) or upper part (E7) of the value of ER7 before execution minus two.

## Operation

ERn $\rightarrow$ @-SP

## Assembly-Language Format

PUSH.L ERn

## Operand Size

Longword

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | 0 | - |

H: Previous value remains unchanged.
N : Set to 1 if the data value is negative; otherwise cleared to 0 .
Z: Set to 1 if the data value is zero; otherwise cleared to 0 .
V: Always cleared to 0 .
C: Previous value remains unchanged.

## Description

This instruction pushes data from a 32-bit register ERn onto the stack, tests the saved data, and sets condition-code flags according to the result.

## Available Registers

ERn: ER0 to ER7

## Operand Format and Number of States Required for Execution

| Addressing Mode | Mnemonic | Operands |  |  |  | uc | Fo |  |  |  | No. of States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte |  | 2nd byte |  | 3rd byte |  | 4th byte |  |  |
| - | PUSH.L | ERn | 0 | 1 | 0 | 0 | 6 | D |  | 0 ern | 10 |

## Notes

1. PUSH.L ERn is identical to MOV.L ERn, @-SP.
2. When PUSH.L ER7 is executed, the value saved on the stack is the value of ER7 before execution minus four.

## Operation

Rd (left rotation) $\rightarrow \mathrm{Rd}$

## Assembly-Language Format

ROTL.B Rd

## Operand Size

Byte

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | 0 | $\hat{\imath}$ |

$\mathrm{H}:$ Previous value remains unchanged.
N : Set to 1 if the result is negative; otherwise cleared to 0 .
Z: Set to 1 if the result is zero; otherwise cleared to 0.
V : Always cleared to 0 .
C: Receives the previous value in bit 7.

## Description

This instruction rotates the bits in an 8-bit register Rd (destination register) one bit to the left. The most significant bit is rotated to the least significant bit (bit 0), and also copied to the carry flag.


## Available Registers

Rd: R0L to R7L, R0H to R7H
Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |
| Register direct | ROTL.B | Rd | 1st byte | 2nd byte | 3rd byte | 4th byte |  |  |

## Notes

## Operation

Rd (left rotation) $\rightarrow \mathrm{Rd}$
Assembly-Language Format
ROTL.W Rd

## Operand Size

Word

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | 0 | $\hat{\imath}$ |

$\mathrm{H}: ~ P r e v i o u s ~ v a l u e ~ r e m a i n s ~ u n c h a n g e d . ~$
N : Set to 1 if the result is negative; otherwise cleared to 0 .
Z : Set to 1 if the result is zero; otherwise cleared to 0.
V : Always cleared to 0 .
C: Receives the previous value in bit 15.

## Description

This instruction rotates the bits in a 16-bit register Rd (destination register) one bit to the left. The most significant bit is rotated to the least significant bit (bit 0 ), and also copied to the carry flag.


## Available Registers

Rd : R0 to $\mathrm{R} 7, \mathrm{E} 0$ to E 7

Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  | No. of <br> States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte |  |  |
| Register direct | ROTL.W | Rd | 1 | 2 | 9 | rd |  |  |

## Notes

## Operation

ERd (left rotation) $\rightarrow \mathrm{ERd}$

## Assembly-Language Format

ROTL.L ERd

## Operand Size

Longword

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | 0 | - |

$\mathrm{H}:$ Previous value remains unchanged.
N : Set to 1 if the result is negative; otherwise cleared to 0 .
Z: Set to 1 if the result is zero; otherwise cleared to 0.
V: Always cleared to 0 .
C: Receives the previous value in bit 31.

## Description

This instruction rotates the bits in a 32-bit register ERd (destination register) one bit to the left. The most significant bit is rotated to the least significant bit (bit 0 ), and also copied to the carry flag.


## Available Registers

ERd: ER0 to ER7

## Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |
|  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte |  |
| Register direct | ROTL.L | ERd | 1 | 2 | B 0 erd |  |  |

## Notes

### 2.2.48 (1) ROTR (B)

ROTR (ROTate Right)

## Operation

Rd (right rotation) $\rightarrow \mathrm{Rd}$

## Assembly-Language Format

ROTR.B Rd

## Operand Size

Byte

Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | 0 | $\hat{\imath}$ |

H: Previous value remains unchanged.
N : Set to 1 if the result is negative; otherwise cleared to 0 .
Z : Set to 1 if the result is zero; otherwise cleared to 0 .
V: Always cleared to 0 .
C: Receives the previous value in bit 0 .

## Description

This instruction rotates the bits in an 8-bit register Rd (destination register) one bit to the right.
The least significant bit is rotated to the most significant bit (bit 7), and also copied to the carry flag.


## Available Registers

Rd: R0L to R7L, R0H to R7H

## Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  | No. of <br> States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte |  |  |
| Register direct | ROTR.B | Rd | 1 | 3 | $8 \quad$ rd |  |  | 2 |

## Notes

### 2.2.48 (2) ROTR (W)

ROTR (ROTate Right)

## Operation

Rd (right rotation) $\rightarrow \mathrm{Rd}$

Assembly-Language Format
ROTR.W Rd

## Operand Size

Word

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | 0 | $\hat{\imath}$ |

$\mathrm{H}:$ Previous value remains unchanged.
N : Set to 1 if the result is negative; otherwise cleared to 0 .
Z : Set to 1 if the result is zero; otherwise cleared to 0 .
V: Always cleared to 0 .
C: Receives the previous value in bit 0 .

## Description

This instruction rotates the bits in a 16-bit register Rd (destination register) one bit to the right.
The least significant bit is rotated to the most significant bit (bit 15), and also copied to the carry flag.


## Available Registers

Rd: R0 to R7, E0 to E7

## Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  | No. of <br> States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte |  |  |
| Register direct | ROTR.W | Rd | 1 | 3 | 9 | rd |  |  |

## Notes

### 2.2.48 (3) ROTR (L)

ROTR (ROTate Right)

## Operation

ERd (right rotation) $\rightarrow$ ERd

## Assembly-Language Format

ROTR.L ERd

## Operand Size

Longword

Condition Code

| $c$ | I | UI | H | U | N | Z | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| C |  |  |  |  |  |  |  |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | 0 | $\hat{\imath}$ |

H: Previous value remains unchanged.
N : Set to 1 if the result is negative; otherwise cleared to 0 .
Z: Set to 1 if the result is zero; otherwise cleared to 0 .
V: Always cleared to 0 .
C: Receives the previous value in bit 0 .

## Description

This instruction rotates the bits in a 32-bit register ERd (destination register) one bit to the right. The least significant bit is rotated to the most significant bit (bit 31), and also copied to the carry flag.


## Available Registers

ERd: ER0 to ER7

## Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  | No. of |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte | States |  |
| Register direct | ROTR.L | ERd | 1 | 3 | B 0 erd |  |  | 2 |

## Notes

## Operation

Rd (left rotation through carry bit) $\rightarrow \mathrm{Rd}$

## Assembly-Language Format

ROTXL.B Rd

## Operand Size

Byte

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | 0 | $\hat{\imath}$ |

H : Previous value remains unchanged.
N : Set to 1 if the result is negative; otherwise cleared to 0 .
Z : Set to 1 if the result is zero; otherwise cleared to 0 .
V: Always cleared to 0 .
C: Receives the previous value in bit 7.

## Description

This instruction rotates the bits in an 8-bit register Rd (destination register) one bit to the left through the carry flag. The carry flag is rotated into the least significant bit (bit 0 ). The most significant bit rotates into the carry flag.


## Available Registers

Rd: R0L to R7L, R0H to R7H
Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |
|  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte |  |
| Register direct | ROTXL.B |  | 1 | 2 | 0 | rd |  |

## Notes

### 2.2.49 (2) ROTXL (W)

ROTXL (ROTate with eXtend carry Left)

## Operation

Rd (left rotation through carry bit) $\rightarrow$ Rd

## Assembly-Language Format

ROTXL.W Rd

## Operand Size

Word

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | 0 | $\hat{\imath}$ |

H: Previous value remains unchanged.
N : Set to 1 if the result is negative; otherwise cleared to 0 .
Z: Set to 1 if the result is zero; otherwise cleared to 0 .
V: Always cleared to 0 .
C: Receives the previous value in bit 15 .

## Description

This instruction rotates the bits in a 16-bit register Rd (destination register) one bit to the left through the carry flag. The carry flag is rotated into the least significant bit (bit 0 ). The most significant bit rotates into the carry flag.


## Available Registers

Rd: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  | No. of <br> States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte |  |  |
| Register direct | ROTXL.W | Rd | $1 \quad \vdots$ | 2 | 1 | rd |  |  |

## Notes

## Operation

ERd (left rotation through carry bit) $\rightarrow$ ERd

## Assembly-Language Format

ROTXL.L ERd

## Operand Size

Longword

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | 0 | $\hat{\imath}$ |

$\mathrm{H}:$ Previous value remains unchanged.
N : Set to 1 if the result is negative; otherwise cleared to 0 .
Z : Set to 1 if the result is zero; otherwise cleared to 0.
V: Always cleared to 0 .
C: Receives the previous value in bit 31.

## Description

This instruction rotates the bits in a 32-bit register ERd (destination register) one bit to the left through the carry flag. The carry flag is rotated into the least significant bit (bit 0 ). The most significant bit rotates into the carry flag.


## Available Registers

ERd: ER0 to ER7

## Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  | No. of <br> States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1 | 2 | 3 | 1st byte | 2nd byte |  |
| 4th byte |  |  | 2 |  |  |  |  |  |

## Notes

### 2.2.50 (1) ROTXR (B)

ROTXR (ROTate with eXtend carry Right)

## Operation

Rd (right rotation through carry bit) $\rightarrow \mathrm{Rd}$

## Assembly-Language Format

ROTXR.B Rd

## Operand Size

Byte

## Condition Code

| I | UI | H | U | N | Z | V |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | 0 | $\hat{\imath}$ |

H: Previous value remains unchanged.
N : Set to 1 if the result is negative; otherwise cleared to 0 .
Z : Set to 1 if the result is zero; otherwise cleared to 0 .
V: Always cleared to 0 .
C: Receives the previous value in bit 0 .

## Description

This instruction rotates the bits in an 8-bit register Rd (destination register) one bit to the right through the carry flag. The carry flag is rotated into the most significant bit (bit 7). The least significant bit rotates into the carry flag.


## Available Registers

Rd: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

| Addressing Mode | Mnemonic | Operands | Instruction Format |  |  |  |  |  | No. of States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte |  | 2nd byte |  | 3rd byte | 4th byte |  |
| Register direct | ROTXR.B | Rd | 1 | 3 | 0 | rd |  |  | 2 |

## Notes

## Operation

Rd (right rotation through carry bit) $\rightarrow \mathrm{Rd}$

## Assembly-Language Format

ROTXR.W Rd

## Operand Size

Word

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\imath$ | $\imath$ | 0 | $\imath$ |

$\mathrm{H}:$ Previous value remains unchanged.
N : Set to 1 if the result is negative; otherwise cleared to 0 .
Z : Set to 1 if the result is zero; otherwise cleared to 0.
V : Always cleared to 0 .
C: Receives the previous value in bit 0 .

## Description

This instruction rotates the bits in a 16-bit register Rd (destination register) one bit to the right through the carry flag. The carry flag is rotated into the most significant bit (bit 15). The least significant bit rotates into the carry flag.


## Available Registers

Rd : R0 to R7, E0 to E7

## Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  | No. of <br> States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte |  |  |
| Register direct | ROTXR.W | Rd | 1 | 3 | 1 | rd |  |  |

## Notes

### 2.2.50 (3) ROTXR (L)

ROTXR (ROTate with eXtend carry Right)

## Operation

ERd (right rotation through carry bit) $\rightarrow$ ERd

## Assembly-Language Format

ROTXR.L ERd

## Operand Size

Longword

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | 0 | $\hat{\imath}$ |

H: Previous value remains unchanged.
N : Set to 1 if the result is negative; otherwise cleared to 0 .
Z : Set to 1 if the result is zero; otherwise cleared to 0 .
V : Always cleared to 0 .
C: Receives the previous value in bit 0 .

## Description

This instruction rotates the bits in a 32-bit register ERd (destination register) one bit to the right through the carry flag. The carry flag is rotated into the most significant bit (bit 31). The least significant bit rotates into the carry flag.


## Available Registers

ERd: ER0 to ER7

## Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  | No. of |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte | States |  |
| Register direct | ROTXR.L | ERd | 1 | 3 | 3 | 0 erd |  |  |

## Notes

### 2.2.51 RTE

RTE (ReTurn from Exception)

## Operation

@SP+ $\rightarrow$ CCR
@ SP+ $\rightarrow$ PC
Assembly-Language Format
RTE

## Operand Size

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ |

I: Restored from the corresponding bit on the stack.
UI: Restored from the corresponding bit on the stack.
H: Restored from the corresponding bit on the stack.
U : Restored from the corresponding bit on the stack.
N : Restored from the corresponding bit on the stack.
Z: Restored from the corresponding bit on the stack.
V: Restored from the corresponding bit on the stack.
C: Restored from the corresponding bit on the stack.

## Description

This instruction returns from an exception-handling routine by restoring the condition-code register (CCR) and program counter (PC) from the stack. Program execution continues from the address restored to the program counter. The CCR and PC contents at the time of execution of this instruction are lost.

## Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  | No. of <br> States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte |  |  |
| - | RTE |  | 5 | 6 | 7 | 0 |  |  |

## Notes

The stack structure differs between normal mode and advanced mode.


## Operation

$@ \mathrm{SP}+\rightarrow \mathrm{PC}$

## Assembly-Language Format

RTS

## Operand Size

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

H: Previous value remains unchanged.
N : Previous value remains unchanged.
Z: Previous value remains unchanged.
V: Previous value remains unchanged.
C: Previous value remains unchanged.

## Description

This instruction returns from a subroutine by restoring the program counter (PC) from the stack. Program execution continues from the address restored to the program counter. The PC contents at the time of execution of this instruction are lost.

## Available Registers

## Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  | No. of States |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st Byte | 2nd Byte | 3rd Byte | 4th Byte | Normal | Advanced |  |
| - | RTS |  | 5 | 4 | 7 | 0 |  |  | 8 |
| 10 |  |  |  |  |  |  |  |  |  |

## Notes

The stack structure and number of states required for execution differ between normal mode and advanced mode.
In normal mode, only the lower 16 bits of the program counter are restored.



## Operation

Rd (left arithmetic shift) $\rightarrow \mathrm{Rd}$

## Assembly-Language Format

SHAL.B Rd

## Operand Size

Byte

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ |

$\mathrm{H}:$ Previous value remains unchanged.
N : Set to 1 if the result is negative; otherwise cleared to 0 .
Z : Set to 1 if the result is zero; otherwise cleared to 0 .
V: Set to 1 if an overflow occurs; otherwise cleared to 0 .
C: Receives the previous value in bit 7.

## Description

This instruction shifts the bits in an 8-bit register Rd (destination operand) one bit to the left. The most significant bit shifts into the carry flag. The least significant bit (bit 0 ) is cleared to 0 .


## Available Registers

Rd: R0L to R7L, R0H to R7H

## Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |
| Register direct | SHAL.B | Rd | 1st byte | 2nd byte | 3rd byte | 4th byte | 1 | 0 |

## Notes

The SHAL instruction differs from the SHLL instruction in its effect on the overflow flag.

### 2.2.53 (2) SHAL (W)

SHAL (SHift Arithmetic Left)

## Operation

Rd (left arithmetic shift) $\rightarrow \mathrm{Rd}$

Assembly-Language Format
SHAL.W Rd

## Operand Size

Word

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ |

H: Previous value remains unchanged.
N : Set to 1 if the result is negative; otherwise cleared to 0 .
Z : Set to 1 if the result is zero; otherwise cleared to 0 .
V: Set to 1 if an overflow occurs; otherwise cleared to 0 .
C: Receives the previous value in bit 15.

## Description

This instruction shifts the bits in a 16-bit register Rd (destination operand) one bit to the left. The most significant bit shifts into the carry flag. The least significant bit (bit 0 ) is cleared to 0 .


## Available Registers

Rd : R0 to R 7 , E 0 to E 7

## Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  | No. of <br> States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte |  |  |
| Register direct | SHAL.W | Rd | 1 | 0 | 9 | rd |  |  |

## Notes

The SHAL instruction differs from the SHLL instruction in its effect on the overflow flag.

## Operation

ERd (left arithmetic shift) $\rightarrow$ ERd

## Assembly-Language Format

SHAL.L ERd

## Operand Size

Longword

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ |

$\mathrm{H}:$ Previous value remains unchanged.
N : Set to 1 if the result is negative; otherwise cleared to 0 .
Z : Set to 1 if the result is zero; otherwise cleared to 0 .
V: Set to 1 if an overflow occurs; otherwise cleared to 0 .
C: Receives the previous value in bit 31 .

## Description

This instruction shifts the bits in a 32-bit register ERd (destination operand) one bit to the left. The most significant bit shifts into the carry flag. The least significant bit (bit 0 ) is cleared to 0 .


## Available Registers

ERd: ER0 to ER7

## Operand Format and Number of States Required for Execution

| Addressing Mode | Mnemonic | Operands | Instruction Format |  |  |  |  |  | No. of States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte |  | 2nd byte |  | 3rd byte | 4th byte |  |
| Register direct | SHAL.L | ERd | 1 | 0 |  | 0 erd |  |  | 2 |

## Notes

The SHAL instruction differs from the SHLL instruction in its effect on the overflow flag.

### 2.2.54 (1) SHAR (B)

SHAR (SHift Arithmetic Right)

## Operation

Rd (right arithmetic shift) $\rightarrow \mathrm{Rd}$
Assembly-Language Format
SHAR.B Rd

## Operand Size

Byte

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | 0 | $\hat{\imath}$ |

H: Previous value remains unchanged.
N : Set to 1 if the result is negative; otherwise cleared to 0 .
Z : Set to 1 if the result is zero; otherwise cleared to 0 .
V: Set to 1 if an overflow occurs; otherwise cleared to 0 .
C: Receives the previous value in bit 0 .

## Description

This instruction shifts the bits in an 8-bit register Rd (destination operand) one bit to the right. Bit 0 shifts into the carry flag. Bit 7 shifts into itself. Since bit 7 remains unaltered, the sign does not change.


## Available Registers

Rd: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |
|  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte |  |
| Register direct | SHAR.B | Rd | 1 | 1 | 8 | rd |  |
| 2 |  |  |  |  |  |  |  |

[^1]
## SHAR (SHift Arithmetic Right)

## Operation

Rd (right arithmetic shift) $\rightarrow \mathrm{Rd}$

## Assembly-Language Format

SHAR.W Rd

## Operand Size

Word

## Condition Code

| I | UI | H | U | N | Z | V |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | 0 | - |

$\mathrm{H}: ~ P r e v i o u s ~ v a l u e ~ r e m a i n s ~ u n c h a n g e d . ~$
N : Set to 1 if the result is negative; otherwise cleared to 0 .
Z : Set to 1 if the result is zero; otherwise cleared to 0 .
V: Set to 1 if an overflow occurs; otherwise cleared to 0 .
C: Receives the previous value in bit 0 .

## Description

This instruction shifts the bits in a 16-bit register Rd (destination operand) one bit to the right. Bit 0 shifts into the carry flag. Bit 15 shifts into itself. Since bit 15 remains unaltered, the sign does not change.


## Available Registers

Rd: R0 to R7, E0 to E7

## Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |
|  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte |  |
| Register direct | SHAR.W | Rd | 1 | 1 | 9 | rd |  |

## Notes

### 2.2.54 (3) SHAR (L)

SHAR (SHift Arithmetic Right)

## Operation

ERd (right arithmetic shift) $\rightarrow$ ERd

## Assembly-Language Format

SHAR.L ERd

## Operand Size

Longword

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | 0 | $\hat{\imath}$ |

H: Previous value remains unchanged.
N : Set to 1 if the result is negative; otherwise cleared to 0 .
Z: Set to 1 if the result is zero; otherwise cleared to 0 .
V: Set to 1 if an overflow occurs; otherwise cleared to 0 .
C: Receives the previous value in bit 0 .

## Description

This instruction shifts the bits in a 32-bit register ERd (destination operand) one bit to the right. Bit 0 shifts into the carry flag. Bit 31 shifts into itself. Since bit 31 remains unaltered, the sign does not change.


## Available Registers

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |
|  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte | 2 |
| Register direct | SHAR.L | ERd | 1 | 1 | B | Oerd |  |

## Notes

### 2.2.55 (1) SHLL (B)

SHLL (SHift Logical Left)

## Operation

Rd (left logical shift) $\rightarrow \mathrm{Rd}$
Assembly-Language Format
SHLL.B Rd

## Operand Size

Byte

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | 0 | - |

$\mathrm{H}:$ Previous value remains unchanged.
N : Set to 1 if the result is negative; otherwise cleared to 0 .
Z: Set to 1 if the result is zero; otherwise cleared to 0 .
V: Always cleared to 0 .
C: Receives the previous value in bit 7.

## Description

This instruction shifts the bits in an 8-bit register Rd (destination operand) one bit to the left. The most significant bit shifts into the carry flag. The least significant bit (bit 0 ) is cleared to 0 .


## Available Registers

Rd: R0L to R7L, R0H to R7H

## Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  | No. of <br> States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte |  |  |
| Register direct | SHLL.B | Rd | 1 | 0 | 0 | rd |  |  |

## Notes

The SHLL instruction differs from the SHAL instruction in its effect on the overflow flag.

## Operation

Rd (left logical shift) $\rightarrow$ Rd

## Assembly-Language Format

SHLL.W Rd

## Operand Size

Word

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | 0 | $\hat{\imath}$ |

H: Previous value remains unchanged.
N : Set to 1 if the result is negative; otherwise cleared to 0 .
Z: Set to 1 if the result is zero; otherwise cleared to 0 .
V: Always cleared to 0 .
C: Receives the previous value in bit 15.

## Description

This instruction shifts the bits in a 16-bit register Rd (destination operand) one bit to the left. The most significant bit shifts into the carry flag. The least significant bit (bit 0 ) is cleared to 0 .


## Available Registers

Rd: R0 to R7, E0 to E7

## Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |
|  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte |  | 2 |
| Register direct | SHLL.W | Rd | 1 | 0 | 1 | rd |  |  |

## Notes

The SHLL instruction differs from the SHAL instruction in its effect on the overflow flag.

### 2.2.55 (3) SHLL (L)

SHLL (SHift Logical Left)

## Operation

ERd (left logical shift) $\rightarrow$ ERd
Assembly-Language Format
SHLL.L ERd

## Operand Size

Longword

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | 0 | $\hat{\imath}$ |

$\mathrm{H}:$ Previous value remains unchanged.
N : Set to 1 if the result is negative; otherwise cleared to 0 .
Z: Set to 1 if the result is zero; otherwise cleared to 0 .
V: Always cleared to 0 .
C: Receives the previous value in bit 31.

## Description

This instruction shifts the bits in a 32-bit register ERd (destination operand) one bit to the left. The most significant bit shifts into the carry flag. The least significant bit (bit 0 ) is cleared to 0 .


## Available Registers

ERd: ER0 to ER7

## Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  | No. of <br> States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1 | 0 | 3 | 1st byte | 2nd byte |  |
| 4th byte |  |  | 2 |  |  |  |  |  |

## Notes

The SHLL instruction differs from the SHAL instruction in its effect on the overflow flag.

## Operation

Rd (right logical shift) $\rightarrow \mathrm{Rd}$

## Assembly-Language Format

SHLR.B Rd

## Operand Size

Byte

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | 0 | $\hat{\imath}$ | 0 | $\hat{\imath}$ |

H : Previous value remains unchanged.
N : Set to 1 if the result is negative; otherwise cleared to 0 .
Z : Set to 1 if the result is zero; otherwise cleared to 0.
V: Always cleared to 0 .
C: Receives the previous value in bit 0 .

## Description

This instruction shifts the bits in an 8-bit register Rd (destination operand) one bit to the right. The least significant bit shifts into the carry flag. The most significant bit (bit 7) is cleared to 0 .


## Available Registers

Rd: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |
|  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte |  |
| Register direct | SHLR.B | Rd | 1 | 1 | $0 \quad$ rd |  |  |

## Notes

### 2.2.56 (2) SHLR (W)

## SHLR (SHift Logical Right)

## Operation

Rd (right logical shift) $\rightarrow$ Rd

## Assembly-Language Format

SHLR.W Rd

## Operand Size

Word

## Condition Code

| I | UI | H | U | N | Z | V |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | 0 | $\hat{\imath}$ | 0 | $\hat{\imath}$ |

H: Previous value remains unchanged.
N : Always cleared to 0 .
Z: Set to 1 if the result is zero; otherwise cleared to 0.
V: Always cleared to 0 .
C: Receives the previous value in bit 0 .

## Description

This instruction shifts the bits in a 16-bit register Rd (destination operand) one bit to the right. The least significant bit shifts into the carry flag. The most significant bit (bit 15) is cleared to 0 .


## Available Registers

Rd: R0 to R7, E0 to E7

## Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |
|  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte |  |  |
| Register direct | SHLR.W | Rd | 1 | 1 | 1 | rd |  |  |

## Notes

### 2.2.56 (3) SHLR (L)

## Operation

ERd (right logical shift) $\rightarrow$ ERd

## Assembly-Language Format

SHLR.L ERd

## Operand Size

Longword

Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | 0 | $\hat{\imath}$ | 0 | $\hat{\imath}$ |

H: Previous value remains unchanged.
N : Always cleared to 0 .
Z: Set to 1 if the result is zero; otherwise cleared to 0 .
V: Always cleared to 0 .
C: Receives the previous value in bit 0 .

## Description

This instruction shifts the bits in a 32-bit register ERd (destination operand) one bit to the right.
The least significant bit shifts into the carry flag. The most significant bit (bit 31 ) is cleared to 0 .


## Available Registers

ERd: ER0 to ER7

## Operand Format and Number of States Required for Execution

| Addressing Mode | Mnemonic | Operands | Instruction Format |  |  |  |  |  | No. of States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte |  | 2nd byte |  | 3rd byte | 4th byte |  |
| Register direct | SHLR.L | ERd | 1 | 1 | 3 | 0 erd |  |  | 2 |

## Notes

### 2.2.57 SLEEP

SLEEP (SLEEP)

## Operation

Program execution state $\rightarrow$ power-down mode

## Assembly-Language Format

SLEEP

## Operand Size

## Condition Code


$\mathrm{H}:$ Previous value remains unchanged.
N : Previous value remains unchanged.
Z: Previous value remains unchanged.
V: Previous value remains unchanged.
C: Previous value remains unchanged.

## Description

When the SLEEP instruction is executed, the CPU enters a power-down state. Its internal state remains unchanged, but the CPU stops executing instructions and waits for an exception-handling request. When it receives an exception-handling request, the CPU exits the power-down state and begins the exception-handling sequence. Interrupt requests other than NMI cannot end the powerdown state if they are masked in the CPU.

## Available Registers

- 

Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  | No. of <br> States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte |  |  |
| - | SLEEP |  | 0 | 1 | 8 | 0 |  |  |

## Notes

For information about the power-down state, see the relevant microcontroller hardware manual.

## Operation

$\mathrm{CCR} \rightarrow \mathrm{Rd}$

## Assembly-Language Format

STC.B CCR, Rd

## Operand Size

Byte

## Condition Code

| I | UI | H | U | Z | V | C |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

$\mathrm{H}:$ Previous value remains unchanged.
N : Previous value remains unchanged.
Z: Previous value remains unchanged.
V: Previous value remains unchanged.
C: Previous value remains unchanged.

## Description

This instruction copies the CCR contents to an 8-bit register Rd.

## Available Registers

Rd: R0L to R7L, R0H to R7H
Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  | No. of <br> States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte |  |  |
| Register direct | STC.B | CCR, Rd | 0 | 2 | 0 | rd |  |  |

## Notes

## Operation

CCR $\rightarrow$ (EAd)

## Assembly-Language Format

STC.W CCR, <EAd>

## Operand Size

Word

## Condition Code


$\mathrm{H}: ~ P r e v i o u s ~ v a l u e ~ r e m a i n s ~ u n c h a n g e d . ~$
N : Previous value remains unchanged.
Z: Previous value remains unchanged.
V: Previous value remains unchanged.
C: Previous value remains unchanged.

## Description

This instruction copies the CCR contents to a destination location. Although CCR is a byte register, the destination operand is a word operand. The CCR contents are stored at the even address.

## Available Registers

ERd: ER0 to ER7

## STC (W)

STC (STore from Control register)
Operand Format and Number of States Required for Execution

Notes

## Operation

$\mathrm{Rd}-\mathrm{Rs} \rightarrow \mathrm{Rd}$

## Assembly-Language Format

SUB. B Rs, Rd

## Operand Size

Byte

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | $\imath$ | - | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ |

$\mathrm{H}: ~ S e t ~ t o ~ 1 ~ i f ~ t h e r e ~ i s ~ a ~ b o r r o w ~ a t ~ b i t ~ 3 ; ~$ otherwise cleared to 0 .
N : Set to 1 if the result is negative; otherwise cleared to 0 .
Z: Set to 1 if the result is zero; otherwise cleared to 0 .
V: Set to 1 if an overflow occurs; otherwise cleared to 0 .
C: Set to 1 if there is a borrow at bit 7; otherwise cleared to 0 .

## Description

This instruction subtracts the contents of an 8-bit register Rs (source operand) from the contents of an 8-bit register Rd (destination operand) and stores the result in the 8-bit register Rd.

## Available Registers

Rd: R0L to R7L, R0H to R7H
Rs: R0L to R7L, R0H to R7H

## Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  | No. of <br> States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte |  |  |
| Register direct | SUB.B | Rs, Rd | 1 | 8 | rs | rd |  |  |

## Notes

The SUB.B instruction can operate only on general registers. Immediate data can be subtracted from general register contents by using the SUBX instruction. Before executing SUBX \#xx:8, Rd, first set the Z flag to 1 and clear the C flag to 0 . The following coding examples can also be used to subtract nonzero immediate data \#IMM.

```
(1) ORC #H'05, CCR
    SUBX #(IMM-1), Rd
(2) ADD # (0-IMM), Rd
    XORC #H'01, CCR
```


## Operation

Rd - (EAs) $\rightarrow$ Rd

## Assembly-Language Format

SUB.W <EAs>, Rd

## Operand Size

Word

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | $\hat{\imath}$ | - | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ |

H : Set to 1 if there is a borrow at bit 11 ; otherwise cleared to 0 .
N : Set to 1 if the result is negative; otherwise cleared to 0 .
Z: Set to 1 if the result is zero; otherwise cleared to 0 .
V: Set to 1 if an overflow occurs; otherwise cleared to 0 .
C: Set to 1 if there is a borrow at bit 15 ; otherwise cleared to 0 .

## Description

This instruction subtracts a source operand from the contents of a 16-bit register Rd (destination operand) and stores the result in the 16 -bit register Rd.

## Available Registers

Rd: R0 to R7, E0 to E7
Rs: R0 to R7, E0 to E7
Operand Format and Number of States Required for Execution

| $\begin{array}{c}\text { Addressing } \\ \text { Mode }\end{array}$ | Mnemonic | Operands | Instruction Format |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | No. of |  |  |  |  |  |
| States |  |  |  |  |  |  |$]$

## Notes

## Operation

$\mathrm{ERd}-\langle\mathrm{EAs}>\rightarrow \mathrm{ERd}$

Assembly-Language Format
SUB.L <EAs>, ERd

## Operand Size

Longword

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | $\hat{\imath}$ | - | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ |

H: Set to 1 if there is a borrow at bit 27 ; otherwise cleared to 0 .
N : Set to 1 if the result is negative; otherwise cleared to 0 .
Z: Set to 1 if the result is zero; otherwise cleared to 0 .
V: Set to 1 if an overflow occurs; otherwise cleared to 0 .
C: Set to 1 if there is a borrow at bit 31 ; otherwise cleared to 0 .

## Description

This instruction subtracts a source operand from the contents of a 32-bit register ERd (destination operand) and stores the result in the 32-bit register ERd.

## Available Registers

ERd: ER0 to ER7
ERs: ER0 to ER7

## Operand Format and Number of States Required for Execution

| Addressing Mode | Mnemonic | Operands | Instruction Format |  |  |  |  |  |  | No. of States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte |  | 2nd byte | 3rd byte | 4th byte | 5th byte | 6th byte |  |
| Immediate | SUB.L | \#xx:32, ERd | 7 | A | 3 0erd | IMM |  |  |  | 6 |
| Register direct | SUB.L | ERs, ERd | 1 | A | 1 ers 0 erd |  |  |  |  | 2 |

## Notes

### 2.2.60 SUBS

## Operation

ERd - $1 \rightarrow$ ERd
ERd - $2 \rightarrow$ ERd
ERd - $4 \rightarrow$ ERd
Assembly-Language Format
SUBS \#1, ERd
SUBS \#2, ERd
SUBS \#4, ERd

## Operand Size

Longword

## Description

This instruction subtracts the immediate value 1 , 2 , or 4 from the contents of a 32-bit register ERd (destination register). Differing from the SUB instruction, it does not affect the condition-code flags.

## Available Registers

ERd: ER0 to ER7

## Operand Format and Number of States Required for Execution

| Addressing <br> Mode* | Mnemonic | Operands | Instruction Format |  |  |  |  |  | No. of |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte | States |  |  |
| Register direct | SUBS | \#1, ERd | 1 | B | 0 | 0 erd |  |  | 2 |
| Register direct | SUBS | \#2, ERd | 1 | B | 8 | 0 erd |  |  | 2 |
| Register direct | SUBS | \#4, ERd | 1 | B | 9 | 0 erd |  |  | 2 |

## Notes

### 2.2.61 SUBX

## Operation

$\mathrm{Rd}-(\mathrm{EAs})-\mathrm{C} \rightarrow \mathrm{Rd}$

## Assembly-Language Format

SUBX <EAs>, Rd

## Operand Size

Byte

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | $\hat{\imath}$ | - | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ |

H : Set to 1 if there is a borrow from bit 3; otherwise cleared to 0 .
N : Set to 1 if the result is negative; otherwise cleared to 0.
Z: Previous value remains unchanged when the result is zero; otherwise cleared to 0 .
V: Set to 1 if an overflow occurs; otherwise cleared to 0 .
C: Set to 1 if there is a borrow from bit 7 ; otherwise cleared to 0 .

## Description

This instruction subtracts the source operand and carry flag from the contents of an 8-bit register $\operatorname{Rd}$ (destination operand) and stores the result in the 8-bit register Rd.

## Available Registers

Rd: R0L to R7L, R0H to R7H

## Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  | No. of <br> States |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte |  |  |
| Immediate | SUBX | \#xx:8, Rd | B | rd | IMM |  |  | 2 |
| Register direct | SUBX | Rs, Rd | 1 | E | rs | rd |  |  |

## Notes

### 2.2.62 TRAPA

TRAPA (TRAP Always)

## Operation

PC $\rightarrow$ @-SP
$\mathrm{CCR} \rightarrow$ @-SP
<Vector> $\rightarrow$ PC

## Assembly-Language Format

TRAPA \#x:2

## Operand Size

## Condition Code



I: Always set to 1 .
U: See notes.
H: Previous value remains unchanged.
N : Previous value remains unchanged.
Z: Previous value remains unchanged.
V: Previous value remains unchanged.
C: Previous value remains unchanged.

## Description

This instruction pushes the program counter ( PC ) and condition-code register (CCR) on the stack, then sets the I bit to 1 and branches to a new address. The new address is the contents of the vector address corresponding to the specified vector number. The PC value pushed on the stack is the starting address of the next instruction after the TRAPA instruction.

| \#x | Vector Address |  |
| :---: | :---: | :---: |
|  | Normal Mode | Advanced Mode |
| 0 | $H^{\prime} 0010$ to H'0011 | $H^{\prime} 000020$ to H'000023 |
| 1 | $H^{\prime} 0012$ to H'0013 | $H^{\prime} 000024$ to H'000027 |
| 2 | $H^{\prime} 0014$ to H'0015 | $H^{\prime} 000028$ to H'00002B |
| 3 | $H^{\prime} 0016$ to H'0017 | $H^{\prime} 00002 \mathrm{C}$ to H'00002F |

## Operand Format and Number of States Required for Execution

| Addressing Mode | Mnemonic | Operands | Instruction Format |  |  |  |  |  | No. of States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte |  | 2nd |  | 3rd byte | 4th byte |  |
| Register direct | TRAPA | \#x:2 | 5 | 7 | 00:IMM | 0 |  |  | 14 |

## Notes

1. CCR bit 6 is set to 1 when used as an interrupt mask bit, but retains its previous value when used as a user bit.
2. The stack and vector structure differ between normal mode and advanced mode.

## Operation

$\mathrm{Rd} \oplus(\mathrm{EAs}) \rightarrow \mathrm{Rd}$

Assembly-Language Format
XOR.B <EAs>, Rd

## Operand Size

Byte

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | 0 | - |

$\mathrm{H}:$ Previous value remains unchanged.
N : Set to 1 if the result is negative; otherwise cleared to 0 .
Z: Set to 1 if the result is zero; otherwise cleared to 0 .
V: Always cleared to 0 .
C: Previous value remains unchanged.

## Description

This instruction exclusively ORs the source operand with the contents of an 8-bit register Rd (destination register) and stores the result in the 8 -bit register Rd.

## Available Registers

Rd: R0L to R7L, R0H to R7H
Rs: R0L to R7L, R0H to R7H
Operand Format and Number of States Required for Execution

| Addressing Mode | Mnemonic | Operands | Instruction Format |  |  |  |  |  | No. of States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  | 3rd byte | 4th byte |  |
| Immediate | XOR.B | \#xx:8, Rd | D | rd |  |  |  |  | 2 |
| Register direct | XOR.B | Rs, Rd | 1 | 5 | rs | rd |  |  | 2 |

## Notes

## Operation

$\mathrm{Rd} \oplus(\mathrm{EAs}) \rightarrow \mathrm{Rd}$

## Assembly-Language Format

XOR.W <EAs>, Rd

## Operand Size

Word

## Condition Code

| I | UI | H | U | N | Z | V |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | 0 | - |

$\mathrm{H}:$ Previous value remains unchanged.
N : Set to 1 if the result is negative; otherwise cleared to 0 .
Z: Set to 1 if the result is zero; otherwise cleared to 0.
V: Always cleared to 0 .
C: Previous value remains unchanged.

## Description

This instruction exclusively ORs the source operand with the contents of a 16-bit register Rd (destination register) and stores the result in the 16-bit register Rd.

## Available Registers

Rd: R0 to R7, E0 to E7
Rs: R0 to R7, E0 to E7
Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |
|  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte |  |  |
| Immediate | XOR.W | \#xx:16, Rd | 7 | 9 | 5 | rd | IMM |  |
| Register direct | XOR.W | Rs, Rd | 6 | 5 | rs | rd |  | 4 |

## Notes

## Operation

ERd $\oplus(E A s) \rightarrow$ ERd

## Assembly-Language Format

XOR.L <EAs>, ERd

## Operand Size

Longword

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | 0 | - |

$\mathrm{H}:$ Previous value remains unchanged.
N : Set to 1 if the result is negative; otherwise cleared to 0 .
Z: Set to 1 if the result is zero; otherwise cleared to 0 .
V: Always cleared to 0 .
C: Previous value remains unchanged.

## Description

This instruction exclusively ORs the source operand with the contents of a 32-bit register ERd (destination register) and stores the result in the 32-bit register ERd.

## Available Registers

ERd: ER0 to ER7
ERs: ER0 to ER7

## Operand Format and Number of States Required for Execution

| Addressing Mode | Mnemonic | Operands | Instruction Format |  |  |  |  |  |  |  |  | No. of States |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | byte |  |  | 4th byte | 5th byte | 6th byte |  |
| Immediate | XOR.L | \#xx:32, ERd | 7 | A | 5 | 0 erd |  |  |  |  |  | 6 |
| Register direct | XOR.L | ERs, ERd | 0 | 1 | F | 0 | 6 | 5 | 0 ers 0 erd |  |  | 4 |

## Notes

### 2.2.64 XORC

XORC (eXclusive OR Control register)

Operation
$\mathrm{CCR} \oplus$ \#IMM $\rightarrow \mathrm{CCR}$
Assembly-Language Format
XORC \#xx:8, CCR
Operand Size
Byte

## Condition Code

| I | UI | H | U | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ |

I: Stores the corresponding bit of the result.
UI: Stores the corresponding bit of the result.
H: Stores the corresponding bit of the result.
U : Stores the corresponding bit of the result.
N : Stores the corresponding bit of the result.
Z: Stores the corresponding bit of the result.
V: Stores the corresponding bit of the result.
C: Stores the corresponding bit of the result.

## Description

This instruction exclusively ORs the contents of the condition-code register (CCR) with immediate data and stores the result in the condition-code register. No interrupt requests, including NMI, are accepted immediately after execution of this instruction.

## Operand Format and Number of States Required for Execution

| Addressing <br> Mode | Mnemonic | Operands | Instruction Format |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |
|  |  |  | 1st byte | 2nd byte | 3rd byte | 4th byte |  |
| Immediate | XORC | $\# x x: 8, ~ C C R ~$ | 0 | 5 | $I M M$ |  |  |

## Notes

2.3 Instruction Set Summary
Table 2-1 Instruction Set Summary

| Function | Instruction | Addressing Mode |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | \#xx | Rn | @ERn | @(d:16,ERn) | @(d:24,ERn) | @ERn+/@-ERn | @aa:8 | @aa:16 | @aa:24 | @(d:8,PC) | @(d:16,PC) | @@aa:8 | - |
| Data transfer | MOV | BWL | BWL | BWL | BWL | BWL | BWL | B | BWL | BWL | - | - | - | - |
|  | POP, PUSH | - | - | - | - | - | - | - | - | - | - | - | - | WL |
|  | MOVEPE, MOVTPE | - | - | - | - | - | - | - | B | - | - | - | - | - |
| Arithmetic operations | ADD, CMP | BWL | BWL | - | - | - | - | - | - | - | - | - | - | - |
|  | SUB | WL | BWL | - | - | - | - | - | - | - | - | - | - | - |
|  | ADDX, <br> SUBX | B | B | - | - | - | - | - | - | - | - | - | - | - |
|  | ADDS, SUBS | - | L | - | - | - | - | - | - | - | - | - | - | - |
|  | INC, DEC | - | BWL | - | - | - | - | - | - | - | - | - | - | - |
|  | DAA, DAS | - | B | - | - | - | - | - | - | - | - | - | - | - |
|  | MULXU, DIVXU, MULXS, DIVXS, | - | BW | - | - | - | - | - | - | - | - | - | - | - |
|  | NEG | - | BWL | - | - | - | - | - | - | - | - | - | - | - |
|  | EXTU, <br> EXTS | - | WL | - | - | - | - | - | - | - | - | - | - | - |
| $\begin{aligned} & \text { Logic } \\ & \text { operations } \end{aligned}$ | $\begin{aligned} & \text { AND, OR, } \\ & \text { XOR } \end{aligned}$ | BWL | BWL | - | - | - | - | - | - | - | - | - | - | - |
|  | NOT | - | BWL | - | - | - | - | - | - | - | - | - | - | - |
| Shift operations |  | - | BWL | - | - | - | - | - | - | - | - | - | - | - |
| Bit manipulation |  | - | B | B | - | - | - | B | - | - | - | - | - | - |

Table 2-1 Instruction Set Summary (cont)

| Function | Instruction | Addressing Mode |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | \#xx | Rn | @ERn | @(d:16,ERn) | @(d:24,ERn) | @ERn+/@-ERn | @aa:8 | @aa:16 | @aa:24 | @(d:8,PC) | @(d:16,PC) | @@aa:8 | - |
| Branch | Bcc, BSR | - | - | - | - | - | - | - | - | - | $\bigcirc$ | $\bigcirc$ | - | - |
|  | JMP, JSR | - | - | $\bigcirc$ | - | - | - | - | - | $\bigcirc$ | - | - | $\bigcirc$ | - |
|  | RTS | - | - | - | - | - | - | - | - | - | - | - | - | $\bigcirc$ |
| System control | TRAPA, | - | - | - | - | - | - | - | - | - | - | - | - | $\bigcirc$ |
|  | RTE, SLEEP |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | LDC | B | B | W | W | W | W | - | W | W | - | - | - | - |
|  | STC | - | B | W | W | W | W | - | W | W | - | - | - | - |
|  | ANDC, | B | - | - | - | - | - | - | - | - | - | - | - | - |
|  | XORC |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | NOP | - | - | - | - | - | - | - | - | - | - | - | - | $\bigcirc$ |
| Block data transfer |  | - | - | - | - | - | - | - | - | - | - | - | - | B |
| Legend |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| B: Byte |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| W: Word |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| : Long | gword |  |  |  |  |  |  |  |  |  |  |  |  |  |



әроэ ио!!!puoэ

Addressing Mode and Instruction Length (bytes)

| Mnemonic |  | Size | \#xx Rn | @ERn @(d,ERn) | @ERn+/@-ERn | @aa @(d,PC) @@aa - | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MOV | MOV.B \#xx:8,Rd | B | 2 |  |  |  | \#xx:8 $\rightarrow$ Rd8 |
|  | MOV.B Rs, Rd | B | 2 |  |  |  | Rs8 $\rightarrow$ Rd8 |
|  | MOV.B @ERs,Rd | B |  | 2 |  |  | @ERs $\rightarrow$ Rd8 |
|  | MOV.B @(d:16, ERs), Rd | B |  | 4 |  |  | @(d:16,ERs) $\rightarrow$ Rd8 |
|  | MOV.B @(d:24,ERs),Rd | B |  | 8 |  |  | @(d24:,ERs24) $\rightarrow$ Rd8 |
|  | MOV.B @ERs+,Rd | B |  |  | 2 |  | @ERs $\rightarrow$ Rd8,ERs32+1 $\rightarrow$ ERs32 |
|  | MOV.B @aa:8,Rd | B |  |  |  | 2 | @aa:8 $\rightarrow$ Rd8 |
|  | MOV.B @aa:16,Rd | B |  |  |  | 4 | @aa:16 $\rightarrow$ Rd8 |
|  | MOV.B @aa:24,Rd | B |  |  |  | 6 | @aa:24 $\rightarrow$ Rd8 |
|  | MOV.B Rs,@ERd | B |  | 2 |  |  | Rs8 $\rightarrow$ @ERd24 |
|  | MOV.B Rs,@(d:16,ERd) | B |  | 4 |  |  | Rd8 $\rightarrow$ @(d:16,ERd) |
|  | MOV.B Rs,@(d:24,ERd) | B |  | 8 |  |  | Rd8 $\rightarrow$ @(d:24,ERd) |
|  | MOV.B Rs,@-ERd | B |  |  | 2 |  | ERd32-1 $\rightarrow$ ERd32,Rs8 $\rightarrow$ @ERd |
|  | MOV.B Rs,@aa:8 | B |  |  |  | 2 | Rs8 $\rightarrow$ @aa:8 |
|  | MOV.B Rs,@aa:16 | B |  |  |  | 4 | Rs8 $\rightarrow$ @aa:16 |
|  | MOV.B Rs,@aa:24 | B |  |  |  | 6 | Rs8 $\rightarrow$ @aa:24 |
|  | MOV.W \#xx:16,Rd | W | 4 |  |  |  | \#xx:16 $\rightarrow$ Rd16 |
|  | MOV.W Rs,Rd | W | 2 |  |  |  | Rs16 $\rightarrow$ Rd16 |
|  | MOV.W @ERs,Rd | W |  | 2 |  |  | @ERs24 $\rightarrow$ Rd16 |
|  | MOV.W @ (d:16,ERs),Rd | W |  | 4 |  |  | @(d:16,ERs) $\rightarrow$ Rd16 |
|  | MOV.W @ (d:24,ERs),Rd | W |  | 8 |  |  | @(d:24,ERs) $\rightarrow$ Rd16 |
|  | MOV.W @ERs+,Rd | W |  |  | 2 |  | @ERs $\rightarrow$ Rd16,ERs32+2 $\rightarrow$ @ERd |
|  | MOV.W @aa:16,Rd | W |  |  |  | 4 | @aa:16 $\rightarrow$ Rd16 |
|  | MOV.W @aa:24,Rd | W |  |  |  | 6 | @aa:24 $\rightarrow$ Rd16 |
|  | MOV.W Rs,@ERd | W |  | 2 |  |  | Rs16 $\rightarrow$ @ERd |
|  | MOV.W Rs,@(d:16,ERd) | W |  | 4 |  |  | Rs16 $\rightarrow$ @(d:16,ERd) |
|  | MOV.W Rs,@(d:24,ERd) | W |  | 8 |  |  | Rs16 $\rightarrow$ @(d:24,ERd) |
|  | MOV.W Rs,@-ERd | W |  |  | 2 |  | ERd32-2 $\rightarrow$ ERd32,Rs16 $\rightarrow$ @ERd24 |
|  | MOV.W Rs,@aa:16 | W |  |  |  | 4 | Rs16 $\rightarrow$ @aa:16 |
|  | MOV.W Rs,@aa:24 | W |  |  |  | 6 | Rs16 $\rightarrow$ @aa:24 |
|  | MOV.L \#xx:32,ERd | L | 6 |  |  |  | \#xx:32 $\rightarrow$ ERd32 |
|  | MOV.L ERs,ERd | L | 2 |  |  |  | ERs32 $\rightarrow$ ERd32 |
|  | MOV.L @ERs,ERd | L |  | 4 |  |  | @ERs $\rightarrow$ ERd32 |

Table 2-2 Instruction Set (cont)
No. of States

рәэuen Iemion
 Condition Code 0
$>$
$N$
$Z$
$I$
-

 | I |
| :---: |
| 0 |
| $\leftrightarrow$ |
| $\leftrightarrow$ |
|  |
|  | - $\uparrow \hat{0}-$啚 $-\imath \hat{\imath}-$ - $\uparrow \uparrow 0-$ $--\hat{\imath} \quad 0-$ 1 $9-0 \hat{\imath}--$

| MOVTPE | MOVTPE Rs,@aa:16 | B |  | 4 |  |  | Rs $\rightarrow$ @aa:16 (synchronized with E clock)R | - - |  |  | † | 0 | - | $6 \quad 6$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (2) Arithmetic Operation Instructions |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | Addressing Mode and Instruction Length (bytes) |  |  |  |  | Operation | Condition Code |  |  |  |  |  | No. of States |  |  |
| Mnemonic |  | Size | \#xx Rn | @ERn @(d,ERn) | @ERn+/@-ERn @aa @(d,PC) @@aa | - |  |  | H | N | z | V | C |  | Normal | Advanced |
| ADD | ADD.B \#xx:8,Rd | B | 2 |  |  |  | Rd8+\#xx:8 $\rightarrow$ Rd8 |  | - | $\downarrow$ | † | † | $\downarrow$ |  | 2 | 2 |
|  | ADD.B Rs, Rd | B | 2 |  |  |  | Rd8+Rs8 $\rightarrow$ Rd8 |  | - | $\downarrow$ | $\dagger$ | † | $\downarrow$ |  | 2 | 2 |
|  | ADD.W \#xx:16,Rd | W | 4 |  |  |  | Rd16+\#xx:16 $\rightarrow$ Rd16 |  | - | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ |  | 4 | 4 |
|  | ADD.W Rs,Rd | W | 2 |  |  |  | Rd16+Rs16 $\rightarrow$ Rd16 |  | - | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ |  | 2 | 2 |
|  | ADD.L \#xx:32,ERd | L | 6 |  |  |  | ERd32+\#xx:32 $\rightarrow$ ERd32 |  | - | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ |  | 6 | 6 |
|  | ADD.L ERs, ERd | L | 2 |  |  |  | ERd32+ERs32 $\rightarrow$ ERd32 |  | - | $\downarrow$ | $\downarrow$ | † | $\downarrow$ |  | 2 | 2 |
| ADDX | ADDX \#xx:8,Rd | B | 2 |  |  |  | Rd8+\#xx:8+C $\rightarrow$ Rd8 |  | - | $\downarrow$ | 3 | ई | $\hat{\downarrow}$ |  | 2 | 2 |
|  | ADDX Rs,Rd | B | 2 |  |  |  | $\mathrm{Rd} 8+\mathrm{Rs} 8+\mathrm{C} \rightarrow \mathrm{Rd} 8$ |  | - | $\downarrow$ | 3 | $\downarrow$ | $\downarrow$ |  | 2 | 2 |

(2) Arithmetic Operation Instructions
Addressing Mode and Instruction Length (bytes)

| Mnemonic |  | Size \#xx Rn | @ERn @(d,ERn) | @ERn+/@-ERn | @aa @(d,PC) @@aa |  | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MOV | MOV.L @(d:16,ERs),ERd | L | 6 |  |  |  | @(d:16,ERs) $\rightarrow$ ERd32 |
|  | MOV.L @(d:24,ERs),ERd | L | 10 |  |  |  | @(d:24,ERs) $\rightarrow$ ERd32 |
|  | MOV.L @ERs+,ERd | L |  | 4 |  |  | ERs $\rightarrow$ ERd32,ERs32+4 $\rightarrow$ @ERs32 |
|  | MOV.L @aa:16,ERd | L |  |  | 6 |  | @aa:16 $\rightarrow$ ERd32 |
|  | MOV.L @aa:24,ERd | L |  |  | 8 |  | @aa:24 $\rightarrow$ ERd32 |
|  | MOV.L ERs,@ERd | L | 4 |  |  |  | ERs32 $\rightarrow$ @ERd24 |
|  | MOV.L ERs,@(d:16,ERd) | L | 6 |  |  |  | ERs32 $\rightarrow$ @(d:16,ERd) |
|  | MOV.L ERs,@(d:24,ERd) | L | 10 |  |  |  | ERs32 $\rightarrow$ @(d:24,ERd) |
|  | MOV.L ERs,@-ERd | L |  | 4 |  |  | ERd32-4 $\rightarrow$ ERd32,ERs32 $\rightarrow$ @ERd |
|  | MOV.L ERs,@aa:16 | L |  |  | 6 |  | ERs32 $\rightarrow$ @aa:16 |
|  | MOV.L ERs,@aa:24 | L |  |  | 8 |  | ERs32 $\rightarrow$ @aa:24 |
| POP | POP.W Rn | W |  |  |  | 2 | @SP $\rightarrow$ Rn16,SP+2 $\rightarrow$ SP |
|  | POP.L ERn | L |  |  |  | 4 | @SP $\rightarrow$ ERn32,SP $+4 \rightarrow$ SP |
| PUSH | PUSH.W Rn | W |  |  |  | 2 | SP-2 $\rightarrow$ SP,Rn16 $\rightarrow$ @SP |
|  | PUSH.L ERn | L |  |  |  | 4 | SP-4 $\rightarrow$ SP,ERn32 $\rightarrow$ @SP |
| MOVFPE | MOVFPE@aa:16,Rd | B |  |  | 4 |  | @aa:16 $\rightarrow$ Rd (synchronized with E clock) |
| MOVTPE | MOVTPE Rs,@aa:16 | B |  |  | 4 |  | Rs $\rightarrow$ @aa:16 (synchronized with E clock)R |

## (1) Data Transfer Instructions

Table 2-2 Instruction Set (cont)
(2) Arithmetic Operation Instructions
Addressing Mode and Instruction Length (bytes)



Table 2-2 Instruction Set (cont)
(2) Arithmetic Operation Instructions
Condition Code No. of States

 $\begin{array}{ccc}-----22 & 22 \\ --\uparrow \hat{\imath}--16 & 16 \\ --\uparrow \hat{\imath}--24 & 24\end{array}$ signed operation)
Rd16 $\div$ Rs8 $\rightarrow$ Rd16 (RdH: remainder, $-\infty-6$ RdL: quotient) (unsigned operation)
ERd32 $\div$ Rs16 $\rightarrow$ ERd32 (Ed: remainder, - - $67-122$
Rd: quotient) (unsigned operation)
Rd16 $\div$ Rs8 $\rightarrow$ Rd16 (RdH: remainder, $-\ldots 8$
RdL: quotient) (signed operation)

Rd: quotient) (signed operation)
$0 \rightarrow$ (<bits 15 to $8>$ of Rd16) $\quad--0$
 $\left.\begin{array}{l}(<\text { bit } 7>\text { of Rd16) } \\ 8>\text { of Rd16) }\end{array}\right)($ <bits 15 to $\quad-\quad-\hat{\imath} \hat{\imath} 0$
(<bit 15> of ERd32) $\rightarrow$ (<bits 31 to $16>-\cdots \imath \geqslant 0-2$ of ERd32)
Table 2-2 Instruction Set (cont)
(3) Logic Operation Instructions
Addressing Mode and Instruction Length (bytes)
$\square$ $+\sim$
 Condition Code

Table 2-2 Instruction Set (cont)
Condition Code No. of States
pəouen Iemion $0 \wedge \mathrm{ZNH}$ I
$\sim$ $\sim \sim \sim \sim$
$\sim$




| Mnemonic |  | Addressing Mode and Instruction Length (bytes) |  |  |  |  |  | Operation |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Size | \#xx | Rn | @ERn @(d,ERn) | @ERn+/@-ERn @aa @(d,PC) @@aa |  |  |  |  |
| SHAL | SHAL.B Rd | B |  | 2 |  |  |  |  |  |  |
|  | SHAL.W Rd | W |  | 2 |  |  |  |  |  |  |
|  | SHAL.L ERd | L |  | 2 |  |  |  |  |  |  |
| SHAR | SHAR.B Rd | B |  | 2 |  |  |  |  |  |  |
|  | SHAR.W Rd | W |  | 2 |  |  |  |  |  |  |
|  | SHAR.L ERd | L |  | 2 |  |  |  |  |  |  |
| SHLL | SHLL.B Rd | B |  | 2 |  |  |  |  |  |  |
|  | SHLL.W Rd | W |  | 2 |  |  |  |  |  |  |
|  | SHLL.L ERd | L |  | 2 |  |  |  |  |  |  |
| SHLR | SHLR.B Rd | B |  | 2 |  |  |  | $0 \rightarrow \underset{\text { MSB }}{\square} \rightarrow \square_{C}$ |  |  |
|  | SHLR.W Rd | W |  | 2 |  |  |  |  |  |  |
|  | SHLR.L ERd | L |  | 2 |  |  |  |  |  |  |
| ROTXL | ROTXL.B Rd | B |  | 2 |  |  |  |  |  |  |
|  | ROTXL.W Rd | W |  | 2 |  |  |  |  |  |  |
|  | ROTXL.L ERd | L |  | 2 |  |  |  |  |  |  |
| ROTXR | ROTXR.B Rd | B |  | 2 |  |  |  |  |  |  |
|  | ROTXR.W Rd | W |  | 2 |  |  |  |  |  |  |
|  | ROTXR.L ERd | L |  | 2 |  |  |  |  |  |  |
| ROTL | ROTL.B Rd | B |  | 2 |  |  |  |  |  |  |
|  | ROTL.W Rd | W |  | 2 |  |  |  |  |  |  |
|  | ROTL.L ERd | L |  | 2 |  |  |  |  |  |  |
| ROTR | ROTR.B Rd | B |  | 2 |  |  |  |  |  |  |
|  | ROTR.W Rd | W |  | 2 |  |  |  |  |  |  |
|  | ROTR.L ERd | L |  | 2 |  |  |  |  |  |  |

Table 2-2 Instruction Set (cont)
(5) Bit Manipulation Instructions
Addressing Mode and Instruction Length (bytes)

| Mnemonic |  | Size | \#xx | Rn | @ERn @(d,ERn) | @ERn+/@-ERn | @aa @(d,PC) @@aa | - |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BSET | BSET \#xx:3,Rd | B |  | 2 |  |  |  |  |
|  | BSET \#xx:3,@ERd | B |  |  | 4 |  |  |  |
|  | BSET \#xx:3,@aa:8 | B |  |  |  |  | 4 |  |
|  | BSET Rn,Rd | B |  | 2 |  |  |  |  |
|  | BSET Rn,@ERd | B |  |  | 4 |  |  |  |
|  | BSET Rn,@aa:8 | B |  |  |  |  | 4 |  |
| BCLR | BCLR \#xx:3,Rd | B |  | 2 |  |  |  |  |
|  | BCLR \#xx:3,@ERd | B |  |  | 4 |  |  |  |
|  | BCLR \#xx:3,@aa:8 | B |  |  |  |  | 4 |  |
|  | BCLR Rn,Rd | B |  | 2 |  |  |  |  |
|  | BCLR Rn,@ERd | B |  |  | 4 |  |  |  |
|  | BCLR Rn,@aa:8 | B |  |  |  |  | 4 |  |
| BNOT | BNOT \#xx:3,Rd | B |  | 2 |  |  |  |  |
|  | BNOT \#xx:3,@ERd | B |  |  | 4 |  |  |  |
|  | BNOT \#xx:3,@aa:8 | B |  |  |  |  | 4 |  |
|  | BNOT Rn,Rd | B |  | 2 |  |  |  |  |
|  | BNOT Rn,@ERd | B |  |  | 4 |  |  |  |
|  | BNOT Rn,@aa:8 | B |  |  |  |  | 4 |  |
| BTST | BTST \#xx:3,Rd | B |  | 2 |  |  |  |  |
|  | BTST \#xx:3,@ERd | B |  |  | 4 |  |  |  |
|  | BTST \#xx:3,@aa:8 | B |  |  |  |  | 4 |  |
|  | BTST Rn,Rd | B |  | 2 |  |  |  |  |
|  | BTST Rn,@ERd | B |  |  | 4 |  |  |  |
|  | BTST Rn,@aa:8 | B |  |  |  |  | 4 |  |
| BLD | BLD \#xx:3,Rd | B |  | 2 |  |  |  |  |
|  | BLD \#xx:3,@ERd | B |  |  | 4 |  |  |  |
|  | BLD \#xx:3,@aa:8 | B |  |  |  |  | 4 |  |
| BILD | BILD \#xx:3,Rd | B |  | 2 |  |  |  |  |
|  | BILD \#xx:3,@ERd | B |  |  | 4 |  |  |  |
|  | BILD \#xx:3,@aa:8 | B |  |  |  |  | 4 |  |

Table 2-2 Instruction Set (cont)
(5) Bit Manipulation Instructions
Addressing Mode and Instruction Length (bytes)



No. of States
Condition Code $------$ $\begin{array}{ll}1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1\end{array}$ I $\leftrightarrow \underset{i}{ }$ $\begin{array}{lll}1 & 1 \\ 1 & \mid \\ 1 & 1 \\ 1 & 1 \\ 1 & 1\end{array}$ $\begin{array}{ll}1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1\end{array}$ $\begin{array}{lll}1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1\end{array}$
 -----
-----



# Addressing Mode and Instruction Length (bytes) Size \#xx Rn @ERn @(d,ERn) @ERn+/@-ERn @aa @(d,PC) @@aa - 


Table 2-2 Instruction Set (cont)

(7) System Control Instructions


Table 2-2 Instruction Set (cont)


[^2]Table 2-3 Instruction Codes

| Instruction | Mnemonic | Size | Instruction Format |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | 2nd byte |  |  | 4th byte | 5th byte | 6th byte | 7th byte | 8th byte | 9th byte | 10th byte |
| ADD | ADD.B \#xx:8,Rd | B | 8 | rd | IMM |  |  |  |  |  |  |  |  |  |
|  | ADD.B Rs,Rd | B | 0 | 8 | rs $\vdots$ rd |  |  |  |  |  |  |  |  |  |
|  | ADD.W \#xx:16,Rd | W | 7 | 9 | 1 : rd | IMM |  |  |  |  |  |  |  |  |
|  | ADD.W Rs,Rd | W | 0 | 9 | rs $\quad$ rd |  |  |  |  |  |  |  |  |  |
|  | ADD.L \#xx:32,ERd | L | 7 | A | 100 erd | IMM |  |  |  |  |  |  |  |  |
|  | ADD.L ERs,ERd | L | 0 | A | 1 ers 0 erd |  |  |  |  |  |  |  |  |  |
| ADDS | ADDS \#1,ERd | L | 0 | B | 0 0 0 erd |  |  |  |  |  |  |  |  |  |
|  | ADDS \#2,ERd | L | 0 | B | 8 ) 0 erd |  |  |  |  |  |  |  |  |  |
|  | ADDS \#4,ERd | L | 0 | B | 9 0 0 erd |  |  |  |  |  |  |  |  |  |
| ADDX | ADDX \#xx:8,Rd | B | 9 | rd | IMM |  |  |  |  |  |  |  |  |  |
|  | ADDX Rs,Rd | B | 0 | E | rs $\vdots$ rd |  |  |  |  |  |  |  |  |  |
| AND | AND.B \#xx:8,Rd | B | E | rd | IMM |  |  |  |  |  |  |  |  |  |
|  | AND.B Rs,Rd | B | 1 | 6 | rs $\vdots$ rd |  |  |  |  |  |  |  |  |  |
|  | AND.W \#xx:16,Rd | W | 7 | 9 | 6 \% rd | IMM |  |  |  |  |  |  |  |  |
|  | AND.W Rs,Rd | W | 6 | 6 | rs $\quad$ rd |  |  |  |  |  |  |  |  |  |
|  | AND.L \#xx:32,ERd | L | 7 | A | 6 0 0 | IMM |  |  |  |  |  |  |  |  |
|  | AND.L ERs,ERd | L | 0 | 1 | $\mathrm{F} \quad \vdots \quad 0$ | 6 | 6 | $0 \vdots$ ers 0 : |  |  |  |  |  |  |
| ANDC | ANDC \#xx:8,CCR | B | 0 | 6 | IMM |  |  |  |  |  |  |  |  |  |
| BAND | BAND \#xx:3,Rd | B | 7 | 6 | 0 IMM \% rd |  |  |  |  |  |  |  |  |  |
|  | BAND \#xx:3,@ERd | B | 7 | C | 0 erd : 0 | 7 | 6 | 0 IMM 0 |  |  |  |  |  |  |
|  | BAND \#xx:3,@aa:8 | B | 7 | E | abs | 7 | 6 | 0 :IMM 0 |  |  |  |  |  |  |
| Bcc | BRA d:8 (BT d:8) | - | 4 | 0 | disp |  |  |  |  |  |  |  |  |  |
|  | BRA d:16 (BT d:16) | - | 5 | 8 | $0 \quad 0$ | disp |  |  |  |  |  |  |  |  |
|  | BRN d:8 (BF d:8) | - | 4 | 1 | disp |  |  |  |  |  |  |  |  |  |
|  | BRN d:16 (BF d:16) | - | 5 | 8 | $1 \quad 0$ | disp |  |  |  |  |  |  |  |  |
|  | BHI d:8 | - | 4 | 2 | disp |  |  |  |  |  |  |  |  |  |
|  | BHI d:16 | - | 5 | 8 | $2 \quad 0$ | disp |  |  |  |  |  |  |  |  |
|  | BLS d:8 | - | 4 | 3 | disp |  |  |  |  |  |  |  |  |  |
|  | BLS d:16 | - | 5 | 8 | $3 \quad 0$ | disp |  |  |  |  |  |  |  |  |
|  | BCC d:8 (BHS d:8) | - | 4 | 4 | disp |  |  |  |  |  |  |  |  |  |
|  | BCC d:16 (BHS d:16) | - | 5 | 8 | $4 \quad 0$ | disp |  |  |  |  |  |  |  |  |
|  | BCS d:8 (BLO d:8) | - | 4 | 5 | disp |  |  |  |  |  |  |  |  |  |

Table 2-3 Instruction Codes (cont)

Table 2-3 Instruction Codes (cont)

| Instruction | Mnemonic | Size | Instruction Format |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte |  | 2nd byte |  | 3rd byte |  | 4th byte |  |  | 5th byte | 6th byte | 7th byte | 8th byte | 9th byte | 10th byte |
| BIOR | BIOR \#xx:3,Rd | B | 7 | 4 | 1 IMM | rd |  |  |  |  |  |  |  |  |  |  |  |
|  | BIOR \#xx:3,@ERd | B | 7 | C | 0 年rd | 0 | 7 | 4 | 1 | IMM | 0 |  |  |  |  |  |  |
|  | BIOR \#xx:3,@aa:8 | B | 7 | E | abs |  | 7 | 4 | 1 | IMM | 0 |  |  |  |  |  |  |
| BIST | BIST \#xx:3,Rd | B | 6 | 7 | 1 IMM | rd |  |  |  |  |  |  |  |  |  |  |  |
|  | BIST \#xx:3,@ERd | B | 7 | D | 0 \erd | 0 | 6 | 7 | 1 | IMM | 0 |  |  |  |  |  |  |
|  | BIST \#xx:3,@aa:8 | B | 7 | F | abs |  | 6 | 7 | 1 | IMM | 0 |  |  |  |  |  |  |
| BIXOR | BIXOR \#xx:3,Rd | B | 7 | 5 | 1 IMM |  |  |  |  |  |  |  |  |  |  |  |  |
|  | BIXOR \#xx:3,@ERd | B | 7 | C | 0 -erd | 0 | 7 | 5 | 1 | IMM | 0 |  |  |  |  |  |  |
|  | BIXOR \#xx:3,@aa:8 | B | 7 | E | abs |  | 7 | 5 | 1 | IMM | 0 |  |  |  |  |  |  |
| BLD | BLD \#xx:3,Rd | B | 7 | 7 | 0 IMM | rd |  |  |  |  |  |  |  |  |  |  |  |
|  | BLD \#xx:3,@ERd | B | 7 | C | 0 )erd | 0 | 7 | 7 | 0 | IMM | 0 |  |  |  |  |  |  |
|  | BLD \#xx:3,@aa:8 | B | 7 | E | abs |  | 7 | 7 | 0 | IMM | 0 |  |  |  |  |  |  |
| BNOT | BNOT \#xx:3,Rd | B | 7 | 1 | 0 IMM | rd |  |  |  |  |  |  |  |  |  |  |  |
|  | BNOT \#xx:3,@ERd | B | 7 | D | 0 \erd | 0 | 7 | 1 | 0 | IMM | 0 |  |  |  |  |  |  |
|  | BNOT \#xx:3,@aa:8 | B | 7 | F | abs |  | 7 | 1 | 0 | IMM | 0 |  |  |  |  |  |  |
|  | BNOT Rn,Rd | B | 6 | 1 | rn $\vdots$ | rd |  |  |  |  |  |  |  |  |  |  |  |
|  | BNOT Rn,@ERd | B | 7 | D | 0 \erd | 0 | 6 | 1 |  | rn | 0 |  |  |  |  |  |  |
|  | BNOT Rn,@aa:8 | B | 7 | F | abs |  | 6 | 1 |  | rn | 0 |  |  |  |  |  |  |
| BOR | BOR \#xx:3,Rd | B | 7 | 4 | 0 IMM | rd |  |  |  |  |  |  |  |  |  |  |  |
|  | BOR \#xx:3,@ERd | B | 7 | C | 0 \erd | 0 | 7 | 4 | 0 | IMM | 0 |  |  |  |  |  |  |
|  | BOR \#xx:3,@aa:8 | B | 7 | E | abs |  | 7 | 4 | 0 | IMM | 0 |  |  |  |  |  |  |
| BSET | BSET \#xx:3,Rd | B | 7 | 0 | 0 : IMM | rd |  |  |  |  |  |  |  |  |  |  |  |
|  | BSET \#xx:3,@ERd | B | 7 | D | 0 \erd | 0 | 7 | 0 | 0 | IMM | 0 |  |  |  |  |  |  |
|  | BSET \#xx:3,@aa:8 | B | 7 | F | abs |  | 7 | 0 | 0 | IMM | 0 |  |  |  |  |  |  |
|  | BSET Rn,Rd | B | 6 | 0 | rn | rd |  |  |  |  |  |  |  |  |  |  |  |
|  | BSET Rn,@ERd | B | 7 | D | 0 !erd | 0 | 6 | 0 |  | rn | 0 |  |  |  |  |  |  |
|  | BSET Rn,@aa:8 | B | 7 | F | abs |  | 6 | 0 |  | rn | 0 |  |  |  |  |  |  |
| BSR | BSR d:8 | - | 5 | 5 | disp |  |  |  |  |  |  |  |  |  |  |  |  |
|  | BSR d:16 | - | 5 | C | 0 | 0 | disp |  |  |  |  |  |  |  |  |  |  |
| BST | BST \#xx:3,Rd | B | 6 | 7 | 0 IMM | rd |  |  |  |  |  |  |  |  |  |  |  |
|  | BST \#xx:3,@ERd | B | 7 | D | 0 !erd | 0 | 6 | 7 | 0 | IMM | 0 |  |  |  |  |  |  |
|  | BST \#xx:3,@aa:8 | B | 7 | F | abs |  | 6 | 7 | 0 | IMM | 0 |  |  |  |  |  |  |

Table 2-3 Instruction Codes (cont)

| Instruction | Mnemonic | Size | Instruction Format |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte |  | 2nd byte |  | 3rd byte |  | 4th byte |  | 5th byte | 6th byte | 7th byte | 8th byte | 9th byte | 10th byte |
| BTST | BTST \#xx:3,Rd | B | 7 | 3 | 0 IMM | rd |  |  |  |  |  |  |  |  |  |  |
|  | BTST \#xx:3,@ERd | B | 7 | C | 0 erd | 0 | 7 | 3 | 0 IMM | 0 |  |  |  |  |  |  |
|  | BTST \#xx:3,@aa:8 | B | 7 | E | abs |  | 7 | 3 | 0 IMM | 0 |  |  |  |  |  |  |
|  | BTST Rn,Rd | B | 6 | 3 | rn | rd |  |  |  |  |  |  |  |  |  |  |
|  | BTST Rn,@ERd | B | 7 | C | 0 \erd | 0 | 6 | 3 | rn | 0 |  |  |  |  |  |  |
|  | BTST Rn,@aa:8 | B | 7 | E | abs |  | 6 | 3 | rn | 0 |  |  |  |  |  |  |
| BXOR | BXOR \#xx:3,Rd | B | 7 | 5 | 0 IMM | rd |  |  |  |  |  |  |  |  |  |  |
|  | BXOR \#xx:3,@ERd | B | 7 | C | 0 erd | 0 | 7 | 5 | 0 IMM | 0 |  |  |  |  |  |  |
|  | BXOR \#xx:3,@aa:8 | B | 7 | E | abs |  | 7 | 5 | 0 IMM | 0 |  |  |  |  |  |  |
| CMP | CMP.B \#xx:8,Rd | B | A | rd | IMM |  |  |  |  |  |  |  |  |  |  |  |
|  | CMP.B Rs,Rd | B | 1 | C | rs | rd |  |  |  |  |  |  |  |  |  |  |
|  | CMP.W \#xx:16,Rd | W | 7 | 9 | 2 | rd | IMM |  |  |  |  |  |  |  |  |  |
|  | CMP.W Rs, Rd | W | 1 | D | rs | rd |  |  |  |  |  |  |  |  |  |  |
|  | CMP.L \#xx:32,ERd | L | 7 | A | 2 | 0 !erd | IMM |  |  |  |  |  |  |  |  |  |
|  | CMP.L ERs,ERd | L | 1 | F | 1 年rs | 0 :erd |  |  |  |  |  |  |  |  |  |  |
| DAA | DAA Rd | B | 0 | F | 0 | rd |  |  |  |  |  |  |  |  |  |  |
| DAS | DAS Rd | B | 1 | F | 0 | rd |  |  |  |  |  |  |  |  |  |  |
| DEC | DEC.B Rd | B | 1 | A | 0 | rd |  |  |  |  |  |  |  |  |  |  |
|  | DEC.W \#1,Rd | W | 1 | B | 5 | rd |  |  |  |  |  |  |  |  |  |  |
|  | DEC.W \#2,Rd | W | 1 | B | D | rd |  |  |  |  |  |  |  |  |  |  |
|  | DEC.L \#1,ERd | L | 1 | B | 7 | 0 erd |  |  |  |  |  |  |  |  |  |  |
|  | DEC.L \#2,ERd | L | 1 | B | F | 0 年erd |  |  |  |  |  |  |  |  |  |  |
| DIVXS | DIVXS.B Rs,Rd | B | 0 | 1 | D | 0 | 5 | 1 | rs | rd |  |  |  |  |  |  |
|  | DIVXS.W Rs,ERd | W | 0 | 1 | D | 0 | 5 | 3 | rs | 0 : erd |  |  |  |  |  |  |
| DIVXU | DIVXU.B Rs,Rd | B | 5 | 1 | rs | rd |  |  |  |  |  |  |  |  |  |  |
|  | DIVXU.W Rs,ERd | W | 5 | 3 | rs | 0 erd |  |  |  |  |  |  |  |  |  |  |
| EEPMOV | EEPMOV.B | - | 7 | B | 5 | C | 5 | 9 | 8 | F |  |  |  |  |  |  |
|  | EEPMOV.W | - | 7 | B | D | 4 | 5 | 9 | 8 | F |  |  |  |  |  |  |
| EXTS | EXTS.W Rd | W | 1 | 7 | D | rd |  |  |  |  |  |  |  |  |  |  |
|  | EXTS.L ERd | L | 1 | 7 | F | 0 \erd |  |  |  |  |  |  |  |  |  |  |
| EXTU | EXTU.W Rd | W | 1 | 7 | 5 | rd |  |  |  |  |  |  |  |  |  |  |
|  | EXTU.L ERd | L | 1 | 7 | 7 | 0 erd |  |  |  |  |  |  |  |  |  |  |
| INC | INC.B Rd | B | 0 | A | 0 | rd |  |  |  |  |  |  |  |  |  |  |
|  | INC.W \#1,Rd | W | 0 | B | 5 | rd |  |  |  |  |  |  |  |  |  |  |
|  | INC.W \#2,Rd | W | 0 | B | D | rd |  |  |  |  |  |  |  |  |  |  |

Table 2-3 Instruction Codes (cont)

| Instruction | Mnemonic | Size | Instruction Format |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte |  | 2nd byte |  | 3rd byte |  | 4th byte |  |  | 5th byte |  | 6th byte |  | 7th byte | 8th byte | 9th byte | 10th byte |
| INC | INC.L \#1,ERd | L | 0 | B |  | 0 erd |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | INC.L \#2,ERd | L | 0 | B | F | O erd |  |  |  |  |  |  |  |  |  |  |  |  |  |
| JMP | JMP @ERn | - | 5 | 9 | 0 :ern | 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | JMP @aa:24 | - | 5 | A | abs |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | JMP @@aa:8 | - | 5 | B | abs |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| JSR | JSR @ERn | - | 5 | D | 0 !ern | $\vdots 0$ |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | JSR @aa:24 | - | 5 | E | abs |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | JSR @ @aa:8 | - | 5 | F | abs |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| LDC | LDC \#xx:8,CCR | B | 0 | 7 | IMM |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | LDC Rs,CCR | B | 0 | 3 | 0 | \% rs |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | LDC @ERs,CCR | W | 0 | 1 | 4 | 0 | 6 | 9 | 0 |  | 0 |  |  |  |  |  |  |  |  |
|  | LDC @(d:16,ERs),CCR | W | 0 | 1 | 4 | 0 | 6 | F | 0 | ers | 0 | disp |  |  |  |  |  |  |  |
|  | LDC @(d:24,ERs),CCR | W | 0 | 1 | 4 | 0 | 7 | 8 | 0 | ers | 0 | 6 | B | 2 | 0 | $0 \vdots 0$ | disp |  |  |
|  | LDC @ERs+,CCR | W | 0 | 1 | 4 | 0 | 6 | D | 0 | ers | 0 |  |  |  |  |  |  |  |  |
|  | LDC @aa:16,CCR | W | 0 | 1 | 4 | 0 | 6 | B |  | 0 | 0 | abs |  |  |  |  |  |  |  |
|  | LDC @aa:24,CCR | W | 0 | 1 | 4 | $\vdots 0$ | 6 | B |  | 2 | 0 | 0 | 0 | abs |  |  |  |  |  |
| MOV | MOV.B \#xx:8,Rd | B | F | rd | IMM |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | MOV.B Rs,Rd | B | 0 | C | rs | rd |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | MOV.B @ERs,Rd | B | 6 | 8 | 0 ers | rd |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | MOV.B @(d:16,ERs),Rd | B | 6 | E | 0 ers | rd | disp |  |  |  |  |  |  |  |  |  |  |  |  |
|  | MOV.B @(d:24,ERs),Rd | B | 7 | 8 | 0 !ers | 0 | 6 | A |  |  | rd | 0 | 0 | disp |  |  |  |  |  |
|  | MOV.B @ERs+,Rd | B | 6 | C | 0 ers | rd |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | MOV.B @aa:8,Rd | B | 2 | rd | abs |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | MOV.B @aa:16,Rd | B | 6 | A | 0 | rd | abs |  |  |  |  |  |  |  |  |  |  |  |  |
|  | MOV.B @aa:24,Rd | B | 6 | A | 2 | rd | 0 | 0 | abs |  |  |  |  |  |  |  |  |  |  |
|  | MOV.B Rs,@ERd | B | 6 | 8 | 1 erd | rs |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | MOV.B Rs,@(d:16,ERd) | B | 6 | E | 1 erd | rs | disp |  |  |  |  |  |  |  |  |  |  |  |  |
|  | MOV.B Rs,@(d:24,ERd) | B | 7 | 8 | 0 !erd | 0 | 6 | A |  |  | rs | 0 | 0 | disp |  |  |  |  |  |
|  | MOV.B Rs,@-ERd | B | 6 | C | 1 erd | $\vdots$ rs |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | MOV.B Rs,@aa:8 | B | 3 | rs | abs |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | MOV.B Rs,@aa:16 | B | 6 | A | 8 | rs | abs |  |  |  |  |  |  |  |  |  |  |  |  |
|  | MOV.B Rs,@aa:24 | B | 6 | A | A | rs | 0 | 0 | abs |  |  |  |  |  |  |  |  |  |  |
|  | MOV.W \#xx:16,Rd | W | 7 | 9 | 0 | rd | IMM |  |  |  |  |  |  |  |  |  |  |  |  |
|  | MOV.W Rs,Rd | W | 0 | D | rs | rd |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | MOV.W @ERs,Rd | W | 6 | 9 | 0 ers | \% rd |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 2-3 Instruction Codes (cont)

| Instruction | Mnemonic | Size | Instruction Format |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | 2nd | byte | 3rd |  | 4th byte | 5th byte | 6th byte | 7th byte | 8th byte | 9th byte | 10th byte |
| MOV | MOV.W @(d:16,ERs),Rd | W | 6 | F | 0 \ers | rd | disp |  |  |  |  |  |  |  |  |
|  | MOV.W @(d:24,ERs),Rd | W | 7 | 8 | 0 ers | 0 | 6 | B | $2 \vdots$ rd | $0 \vdots 0$ | disp |  |  |  |  |
|  | MOV.W @ERs+,Rd | W | 6 | D | 0 ers | rd |  |  |  |  |  |  |  |  |  |
|  | MOV.W @aa:16,Rd | W | 6 | B | 0 | rd | abs |  |  |  |  |  |  |  |  |
|  | MOV.W @aa:24,Rd | W | 6 | B | 2 | rd | 0 | 0 | abs |  |  |  |  |  |  |
|  | MOV.W Rs,@ERd | W | 6 | 9 | 1 erd | rs |  |  |  |  |  |  |  |  |  |
|  | MOV.W Rs,@(d:16,ERd) | W | 6 | F | 1 erd | rs | disp |  |  |  |  |  |  |  |  |
|  | MOV.W Rs,@(d:24,ERd) | W | 7 | 8 | 0 erd | 0 | 6 | B | A $\vdots$ rs | $0 \vdots 0$ | disp |  |  |  |  |
|  | MOV.W Rs,@-ERd | W | 6 | D | 1 erd | rs |  |  |  |  |  |  |  |  |  |
|  | MOV.W Rs,@aa:16 | W | 6 | B | 8 | rs | abs |  |  |  |  |  |  |  |  |
|  | MOV.W Rs,@aa:24 | W | 6 | B | A | rs | 0 | 0 | abs |  |  |  |  |  |  |
|  | MOV.L \#xx:32,Rd | L | 7 | A | 0 | 0 erd | IMM |  |  |  |  |  |  |  |  |
|  | MOV.L ERs,ERd | L | 0 | F | 1 : ers | 0 erd |  |  |  |  |  |  |  |  |  |
|  | MOV.L @ERs,ERd | L | 0 | 1 | 0 | 0 | 6 | 9 | 0 ers 0 erd |  |  |  |  |  |  |
|  | MOV.L @(d:16,ERs),ERd | L | 0 | 1 | 0 | 0 | 6 | F | 0 ers 0 erd | disp |  |  |  |  |  |
|  | MOV.L @(d:24,ERs),ERd | L | 0 | 1 | 0 | 0 | 7 | 8 | 0 ers 0 | $6 \vdots$ B | 2 0 erd | $0 \vdots 0$ | disp |  |  |
|  | MOV.L @ERs+,ERd | L | 0 | 1 | 0 | 0 | 6 | D | 0 ers 0 erd |  |  |  |  |  |  |
|  | MOV.L @aa:16,ERd | L | 0 | 1 | 0 | 0 | 6 | B | 0 0 erd | abs |  |  |  |  |  |
|  | MOV.L @aa:24,ERd | L | 0 | 1 | 0 | 0 | 6 | B | 20 erd | $0 \quad 0$ | abs |  |  |  |  |
|  | MOV.L ERs,@ERd | L | 0 | 1 | 0 | 0 | 6 | 9 | 1 erd 0 ers |  |  |  |  |  |  |
|  | MOV.L ERs,@(d:16,ERd) | L | 0 | 1 | 0 | 0 | 6 | F | 1 erd 0 ers | disp |  |  |  |  |  |
|  | MOV.L ERs,@(d:24,ERd) | L | 0 | 1 | 0 | 0 | 7 | 8 | 0 erd : 0 | 6 B | A $0 \vdots$ ers | $0 \vdots 0$ | disp |  |  |
|  | MOV.L ERs,@-ERd | L | 0 | 1 | 0 | 0 | 6 | D | 1 erd 0 ers |  |  |  |  |  |  |
|  | MOV.L ERs,@aa:16 | L | 0 | 1 | 0 | 0 | 6 | B | 8 0 ers | abs |  |  |  |  |  |
|  | MOV.L ERs,@aa:24 | L | 0 | 1 | 0 | 0 | 6 | B | A 0 : ers | $0 \vdots 0$ | abs |  |  |  |  |
| MOVFPE | MOVFPE @aa:16,Rd | B | 6 | A | 4 | rd | abs |  |  |  |  |  |  |  |  |
| MOVTPE | MOVTPE Rs,@aa:16 | B | 6 | A | C | rs | abs |  |  |  |  |  |  |  |  |
| MULXS | MULXS.B Rs,Rd | B | 0 | 1 | C | 0 | 5 | 0 | rs $\vdots$ rd |  |  |  |  |  |  |
|  | MULXS.W Rs,ERd | W | 0 | 1 | C | 0 | 5 | 2 | rs 0 : erd |  |  |  |  |  |  |
| MULXU | MULXU.B Rs,Rd | B | 5 | 0 | rs | rd |  |  |  |  |  |  |  |  |  |
|  | MULXU.W Rs,ERd | W | 5 | 2 | rs | 0 erd |  |  |  |  |  |  |  |  |  |
| NEG | NEG.B Rd | B | 1 | 7 | 8 | rd |  |  |  |  |  |  |  |  |  |
|  | NEG.W Rd | W | 1 | 7 | 9 | ! rd |  |  |  |  |  |  |  |  |  |
|  | NEG.L ERd | L | 1 | 7 | B | 0 erd |  |  |  |  |  |  |  |  |  |
| NOP | NOP | - | 0 | 0 | 0 | $\vdots 0$ |  |  |  |  |  |  |  |  |  |

Table 2-3 Instruction Codes (cont)

Table 2-3 Instruction Codes (cont)

| Instruction | Mnemonic | Size | Instruction Format |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1st byte |  | 2nd byte | 3rd byte |  | 4th byte |  | 5th byte |  | 6th byte |  | 7th byte |  | 8th byte | 9th byte | 10th byte |
| SHLL | SHLL.B Rd | B | 1 | 0 | 0 ) rd |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | SHLL.W Rd | W | 1 | 0 | 1 : rd |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | SHLL.L ERd | L | 1 | 0 | 3 O |  |  |  |  |  |  |  |  |  |  |  |  |  |
| SHLR | SHLR.B Rd | B | 1 | 1 | 0 : rd |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | SHLR.W Rd | W | 1 | 1 | 1 : rd |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | SHLR.L ERd | L | 1 | 1 | 3 l |  |  |  |  |  |  |  |  |  |  |  |  |  |
| SLEEP | SLEEP | - | 0 | 1 | 8 : 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| STC | STC CCR,Rd | B | 0 | 2 | 0 ) rd |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | STC CCR,@ERd | W | 0 | 1 | $4: 0$ | 6 | 9 | 1 erd | 0 |  |  |  |  |  |  |  |  |  |
|  | STC CCR,@(d:16,ERd) | W | 0 | 1 | $4 \quad 0$ | 6 | F | 1 erd | 0 | disp |  |  |  |  |  |  |  |  |
|  | STC CCR,@(d:24,ERd) | W | 0 | 1 | $4: 0$ | 7 | 8 | 0 erd | 0 | 6 | B | A | 0 | 0 | 0 | disp |  |  |
|  | STC CCR,@-ERd | W | 0 | 1 | $4: 0$ | 6 | D | 1 erd | 0 |  |  |  |  |  |  |  |  |  |
|  | STC CCR,@aa:16 | W | 0 | 1 | $4: 0$ | 6 | B | 8 | 0 | abs |  |  |  |  |  |  |  |  |
|  | STC CCR,@aa:24R | W | 0 | 1 | $4: 0$ | 6 | B | A | 0 | 0 | 0 | abs |  |  |  |  |  |  |
| SUB | SUB.B Rs,Rd | B | 1 | 8 | rs $\quad$ rd |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | SUB.W \#xx:16,Rd | W | 7 | 9 | 3 : rd | IMM |  |  |  |  |  |  |  |  |  |  |  |  |
|  | SUB.W Rs,Rd | W | 1 | 9 | rs $\quad$ rd |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | SUB.L \#xx:32,ERd | L | 7 | A | 3 O erd | IMM |  |  |  |  |  |  |  |  |  |  |  |  |
|  | SUB.L ERs,ERd | L | 1 | A | 1 ers 0 erd |  |  |  |  |  |  |  |  |  |  |  |  |  |
| SUBS | SUBS \#1,ERd | L | 1 | B | 0 0 erd |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | SUBS \#2,ERd | L | 1 | B | 8 ) 0 erd |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | SUBS \#4,ERd | L | 1 | B | 9 O erd |  |  |  |  |  |  |  |  |  |  |  |  |  |
| SUBX | SUBX \#xx:8,Rd | B | B | rd | IMM |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | SUBX Rs,Rd | B | 1 | E | rs $\vdots$ rd |  |  |  |  |  |  |  |  |  |  |  |  |  |
| TRAPA | TRAPA \#x:2 | - | 5 | 7 | 00. IMM : 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| XOR | XOR.B \#xx:8,Rd | B | D | rd | IMM |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | XOR.B Rs,Rd | B | 1 | 5 | rs $\vdots$ rd |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | XOR.W \#xx:16,Rd | W | 7 | 9 | 5 : rd | IMM |  |  |  |  |  |  |  |  |  |  |  |  |
|  | XOR.W Rs, Rd | W | 6 | 5 | rs $\vdots$ rd |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | XOR.L \#xx:32,ERd | L | 7 | A | 4800 | IMM |  |  |  |  |  |  |  |  |  |  |  |  |
|  | XOR.L ERs,ERd | L | 0 | 1 | $\mathrm{F}: 0$ | 6 | 5 | 0 ers | \% |  |  |  |  |  |  |  |  |  |
| XORC | XORC \#xx:8,CCR | B | 0 | 5 | IMM |  |  |  |  |  |  |  |  |  |  |  |  |  |

## Legend

| IMM: | Immediate data (2, 3, 8, 16, or 32 bits) |
| :--- | :--- |
| abs: | Absolute address (8, 16, or 24 bits) |
| disp: | Displacement (8, 16, or 24 bits) |
| rs, rd, rn: | Register field (4 bits specifying an 8-bit or 16-bit register. rs corresponds to operand <br> symbols such as Rs, rd corresponds to operand symbols such as Rd, and rn <br> corresponds to the operand symbol Rn.) |
| ers, erd, ern:Register field (3 bits specifying a 32-bit register. ers corresponds to operand <br> symbols such as ERs, erd corresponds to operand symbols such as ERd, and ern <br> corresponds to the operand symbol ERn.) |  |

The register fields specify general registers as follows.

| Address Register 32-bit Register |  | 16-bit Register |  | 8-bit Register |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Register Field | General Register | Register Field | General Register | Register Field | General Register |
| 000 | ER0 | 0000 | R0 | 0000 | ROH |
| 001 | ER1 | 0001 | R1 | 0001 | R1H |
| 111 | ER7 | 0111 | R7 | 0111 | R7H |
|  |  | 1000 | E0 | 1000 | ROL |
|  |  | 1001 | E1 | 1001 | R1L |
|  |  | 1111 | E7 | 1111 | R7L |

2.5 Operation Code Map
Tables 2-4 to 2-6 show an operation code map.
Table 2-4 Operation Code Map (1)

Operation Code: | 1st byte |  | 2nd byte |  |
| :---: | :---: | :---: | :---: |
| AH | AL | BH | BL |

Instruction when most significant bit of BH is 0 .
Instruction when most significant bit of BH is 1 .

| $A H^{A L}$ | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | NOP | Table 2-5 | STC | LDC | ORG | XORG | ANDC | LDC | ADD |  | Table 2-5 | Table 2-5 | MOV |  | ADDX | Table 2-5 |
| 1 | Table 2-5 | Table 2-5 | Table 2-5 | Table 2-5 | OR.B | XOR.B | AND.B | Table 2-5 | SUB.B | SUB.W | Table 2-5 | Table 2-5 | CMP |  | SUBX | Table 2-5 |
| 2 | MOV.B |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 4 | BRA | BRN | BHI | BLS | BCC | BCS | BNE | BEQ | BVC | BVS | BPL | BMI | BGE | BLT | BGT | BLE |
| 5 | MULXU | DIVXU | MULXU | DIVXU | RTS | BSR | RTE | TRAPA | Table 2-5 |  | JMP |  | BSR |  | JSR |  |
| 6 | BSET | BNOT | BCLR | BTST | OR.W | XOR.W | AND.W |  | MOV |  |  |  |  |  |  |  |
| 7 |  |  |  |  | $\mathrm{BOR}_{\mathrm{BIOR}}$ | $\frac{B X O R}{B I X O R}$ | BAND |  | MOV | Table 2-5 | Table 2-5 | EEPMOV | Table 2-6 |  |  |  |
| 8 | ADD |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 9 | ADDX |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| A | CMP |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| B | SUBX |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| C | OR |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| D | XOR |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| E | AND |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| F | MOV |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 2-5 Operation Code Map (2)

| Operation Code: | 1st byte |  | 2nd byte |  |
| :---: | :---: | :---: | :---: | :---: |
|  | AH | AL | BH |  |


Table 2-6 Operation Code Map (3)
Instruction when most significant bit of DH is 0 .
Instruction when most significant bit of DH is 1 .

| $\text { AHALBHBLCH } \mathrm{CL}$ | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $01 \mathrm{C05}$ | MULXS |  | MULXS |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 01D05 |  | DIVXS |  | DIVXS |  |  |  |  |  |  |  |  |  |  |  |  |
| $01 F 06$ |  |  |  |  | OR | XOR | AND |  |  |  |  |  |  |  |  |  |
| 7Cr06*1 |  |  |  | BTST |  |  |  |  |  |  |  |  |  |  |  |  |
| 7Cro7*1 |  |  |  | BTST | $\frac{\mathrm{BOR}}{\mathrm{BIOR}}$ | $\frac{\text { BXOR }}{\text { BIXOR }}$ | BAND BIAND | $\mathrm{BID} \mathrm{BILD}$ |  |  |  |  |  |  |  |  |
| 7Dr06*1 | BSET | BNOT | BCLR |  |  |  |  | $\begin{array}{lll} \mathrm{BST} & \\ \hline & \text { BIST } \\ \hline \end{array}$ |  |  |  |  |  |  |  |  |
| 7Dr07*1 | BSET | BNOT | BCLR |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 7Eaa6*2 |  |  |  | BTST |  |  |  |  |  |  |  |  |  |  |  |  |
| 7Eaa7 ${ }^{*}$ |  |  |  | BTST | $\frac{\mathrm{BOR}}{\mathrm{BIOR}}$ | BXOR BIXOR | BAND BIAND | BID BILD |  |  |  |  |  |  |  |  |
| 7Faa6 ${ }^{*}$ | BSET | BNOT | BCLR |  |  |  |  | $\begin{array}{ll} \mathrm{BST} & \\ \hline & \text { BIST } \\ \hline \end{array}$ |  |  |  |  |  |  |  |  |
| 7Faa7*2 | BSET | BNOT | BCLR |  |  |  |  |  |  |  |  |  |  |  |  |  |

[^3]
### 2.6 Number of States Required for Instruction Execution

The tables in this section can be used to calculate the number of states required for instruction execution by the $\mathrm{H} 8 / 300 \mathrm{H}$ CPU. Table 2-8 indicates the number of instruction fetch, data read/write, and other cycles occurring in each instruction. Table 2-7 indicates the number of states required for each size. The number of states required for execution of an instruction can be calculated from these two tables as follows:

$$
\text { Execution states }=\mathrm{I} \times \mathrm{S}_{\mathrm{I}}+\mathrm{J} \times \mathrm{S}_{\mathrm{J}}+\mathrm{K} \times \mathrm{S}_{\mathrm{K}}+\mathrm{L} \times \mathrm{S}_{\mathrm{K}}+\mathrm{M} \times \mathrm{S}_{\mathrm{M}}+\mathrm{N} \times \mathrm{S}_{\mathrm{N}}
$$

Examples: Advanced mode, stack located in external memory, on-chip supporting modules accessed with 8 -bit bus width, external devices accessed in three states with one wait state and 16bit bus width.

1. BSET \#0, @ FFFFC7:8

From table 2-8:

$$
\mathrm{I}=\mathrm{L}=2, \quad \mathrm{~J}=\mathrm{K}=\mathrm{M}=\mathrm{N}=0
$$

From table 2-7:

$$
\mathrm{S}_{\mathrm{I}}=4, \quad \mathrm{~S}_{\mathrm{L}}=3
$$

Number of states required for execution $=2 \times 4+2 \times 3=14$
2. JSR @ @30

From table 2-8:

$$
\mathrm{I}=\mathrm{J}=\mathrm{K}=2, \quad \mathrm{~L}=\mathrm{M}=\mathrm{N}=0
$$

From table 2-7:

$$
\mathrm{S}_{\mathrm{I}}=\mathrm{S}_{\mathrm{J}}=\mathrm{S}_{\mathrm{K}}=4
$$

Number of states required for execution $=2 \times 4+2 \times 4+2 \times 4=24$

Table 2-7 Number of States per Cycle
Access Conditions

| Cycle |  | On-Chip Memory | On-Chip Supporting Module |  | External Device |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | 8-Bit Bus |  | 16-Bit Bus |  |
|  |  |  | $\begin{aligned} & 8-B i t \\ & \text { Bus } \end{aligned}$ | $\begin{aligned} & \text { 16-Bit } \\ & \text { Bus } \end{aligned}$ | 2-State <br> Access | 3-State Access | 2-State Access | 3-State Access |
| Instruction fetch | $\mathrm{S}_{1}$ | 2 | 6 | 3 | 4 | $6+2 \mathrm{~m}$ | 2 | $3+\mathrm{m}^{*}$ |
| Branch address read $\mathrm{S}_{\mathrm{J}}$ |  |  |  |  |  |  |  |  |
| Stack operation | $\mathrm{S}_{\mathrm{K}}$ |  |  |  |  |  |  |  |
| Byte data access | $S_{L}$ |  | 3 |  | 2 | $3+\mathrm{m}$ |  |  |
| Word data access | $\mathrm{S}_{\mathrm{M}}$ |  | 6 |  | 4 | $6+2 \mathrm{~m}$ |  |  |
| Internal operation | $\mathrm{S}_{\mathrm{N}}$ | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

Note: * For the MOVFPE and MOVTPE instructions, refer to the relevant microcontroller hardware manual.

## Legend

m : Number of wait states inserted into external device access

Table 2-8 Number of Cycles in Instruction Execution

|  |  | Instruction Fetch | Branch Address Read | Stack Operation | Byte Data Access | Word Data Access | Internal Operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction | Mnemonic | I | J | K | L | M | N |
| ADD | ADD.B \#xx:8,Rd | 1 |  |  |  |  |  |
|  | ADD.B Rs,Rd | 1 |  |  |  |  |  |
|  | ADD.W \#xx:16,Rd | 2 |  |  |  |  |  |
|  | ADD.W Rs,Rd | 1 |  |  |  |  |  |
|  | ADD.L \#xx:32,ERd | 3 |  |  |  |  |  |
|  | ADD.L ERs,ERd | 1 |  |  |  |  |  |
| ADDS | ADDS \#1/2/4,ERd | 1 |  |  |  |  |  |
| ADDX | ADDX \#xx:8,Rd | 1 |  |  |  |  |  |
|  | ADDX Rs,Rd | 1 |  |  |  |  |  |
| AND | AND.B \#xx:8,Rd | 1 |  |  |  |  |  |
|  | AND.B Rs, Rd | 1 |  |  |  |  |  |
|  | AND.W \#xx:16,Rd | 2 |  |  |  |  |  |
|  | AND.W Rs,Rd | 1 |  |  |  |  |  |
|  | AND.L \#xx:32,ERd | 3 |  |  |  |  |  |
|  | AND.L ERs,ERd | 2 |  |  |  |  |  |
| ANDC | ANDC \#xx:8,CCR | 1 |  |  |  |  |  |
| BAND | BAND \#xx:3,Rd | 1 |  |  |  |  |  |
|  | BAND \#xx:3,@ERd | 2 |  |  | 1 |  |  |
|  | BAND \#xx:3,@aa:8 | 2 |  |  | 1 |  |  |
| Bcc | BRA d:8 (BT d:8) | 2 |  |  |  |  |  |
|  | BRN d:8 (BF d:8) | 2 |  |  |  |  |  |
|  | BHI d:8 | 2 |  |  |  |  |  |
|  | BLS d:8 | 2 |  |  |  |  |  |
|  | BCC d:8 (BHS d:8) | 2 |  |  |  |  |  |
|  | BCS d:8 (BLO d:8) | 2 |  |  |  |  |  |
|  | BNE d:8 | 2 |  |  |  |  |  |
|  | BEQ d:8 | 2 |  |  |  |  |  |
|  | BVC d:8 | 2 |  |  |  |  |  |
|  | BVS d:8 | 2 |  |  |  |  |  |
|  | BPL d:8 | 2 |  |  |  |  |  |
|  | BMI d:8 | 2 |  |  |  |  |  |
|  | BGE d:8 | 2 |  |  |  |  |  |
|  | BLT d:8 | 2 |  |  |  |  |  |
|  | BGT d:8 | 2 |  |  |  |  |  |
|  | BLE d:8 | 2 |  |  |  |  |  |
|  | BRA d:16 (BT d:16) | 2 |  |  |  |  | 2 |
|  | BRN d:16 (BF d:16) | 2 |  |  |  |  | 2 |
|  | BHI d:16 | 2 |  |  |  |  | 2 |
|  | BLS d:16 | 2 |  |  |  |  | 2 |
|  | BCC d:16 (BHS d:16) | 2 |  |  |  |  | 2 |

Table 2-8 Number of Cycles in Instruction Execution (cont)

|  |  | Instruction Fetch | Branch Address Read | Stack Operation | Byte Data Access | Word Data Access | Internal Operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction | Mnemonic | I | J | K | L | M | N |
| Bcc | BCS d:16 (BLO d:16) | 2 |  |  |  |  | 2 |
|  | BNE d:16 | 2 |  |  |  |  | 2 |
|  | BEQ d:16 | 2 |  |  |  |  | 2 |
|  | BVC d:16 | 2 |  |  |  |  | 2 |
|  | BVS d:16 | 2 |  |  |  |  | 2 |
|  | BPL d:16 | 2 |  |  |  |  | 2 |
|  | BMI d:16 | 2 |  |  |  |  | 2 |
|  | BGE d:16 | 2 |  |  |  |  | 2 |
|  | BLT d:16 | 2 |  |  |  |  | 2 |
|  | BGT d:16 | 2 |  |  |  |  | 2 |
|  | BLE d:16 | 2 |  |  |  |  | 2 |
| BCLR | BCLR \#xx:3,Rd | 1 |  |  |  |  |  |
|  | BCLR \#xx:3,@ERd | 2 |  |  | 2 |  |  |
|  | BCLR \#xx:3,@aa:8 | 2 |  |  | 2 |  |  |
|  | BCLR Rn,Rd | 1 |  |  |  |  |  |
|  | BCLR Rn,@ERd | 2 |  |  | 2 |  |  |
|  | BCLR Rn,@aa:8 | 2 |  |  | 2 |  |  |
| BIAND | BIAND \#xx:3,Rd | 1 |  |  |  |  |  |
|  | BIAND \#xx:3,@ERd | 2 |  |  | 1 |  |  |
|  | BIAND \#xx:3,@aa:8 | 2 |  |  | 1 |  |  |
| BILD | BILD \#xx:3,Rd | 1 |  |  |  |  |  |
|  | BILD \#xx:3,@ERd | 2 |  |  | 1 |  |  |
|  | BILD \#xx:3,@aa:8 | 2 |  |  | 1 |  |  |
| BIOR | BIOR \#xx:8,Rd | 1 |  |  |  |  |  |
|  | BIOR \#xx:8,@ERd | 2 |  |  | 1 |  |  |
|  | BIOR \#xx:8,@aa:8 | 2 |  |  | 1 |  |  |
| BIST | BIST \#xx:3,Rd | 1 |  |  |  |  |  |
|  | BIST \#xx:3,@ERd | 2 |  |  | 2 |  |  |
|  | BIST \#xx:3,@aa:8 | 2 |  |  | 2 |  |  |
| BIXOR | BIXOR \#xx:3,Rd | 1 |  |  |  |  |  |
|  | BIXOR \#xx:3,@ERd | 2 |  |  | 1 |  |  |
|  | BIXOR \#xx:3,@aa:8 | 2 |  |  | 1 |  |  |
| BLD | BLD \#xx:3,Rd | 1 |  |  |  |  |  |
|  | BLD \#xx:3,@ERd | 2 |  |  | 1 |  |  |
|  | BLD \#xx:3,@aa:8 | 2 |  |  | 1 |  |  |
| BNOT | BNOT \#xx:3,Rd | 1 |  |  |  |  |  |
|  | BNOT \#xx:3,@ERd | 2 |  |  | 2 |  |  |
|  | BNOT \#xx:3,@aa:8 | 2 |  |  | 2 |  |  |
|  | BNOT Rn,Rd | 1 |  |  |  |  |  |
|  | BNOT Rn,@ERd | 2 |  |  | 2 |  |  |

## Table 2-8 Number of Cycles in Instruction Execution (cont)

$\left.\begin{array}{lllllll} & & \begin{array}{l}\text { Branch } \\ \text { Address } \\ \text { Read }\end{array} & \begin{array}{l}\text { Stack } \\ \text { Operation }\end{array} & \begin{array}{l}\text { Byte Data } \\ \text { Access }\end{array} & \begin{array}{l}\text { Word Data } \\ \text { Access }\end{array} & \begin{array}{l}\text { Internal } \\ \text { Operation }\end{array} \\ \hline & & \text { Fetch }\end{array}\right)$

Table 2-8 Number of Cycles in Instruction Execution (cont)
$\left.\begin{array}{lllllll} & & \begin{array}{l}\text { Branch } \\ \text { Address } \\ \text { Read }\end{array} & \begin{array}{l}\text { Stack } \\ \text { Operation }\end{array} & \begin{array}{l}\text { Byte Data } \\ \text { Access }\end{array} & \begin{array}{l}\text { Word Data } \\ \text { Access }\end{array} & \begin{array}{l}\text { Internal } \\ \text { Operation }\end{array} \\ \hline & & \text { Fetch }\end{array}\right)$

Table 2-8 Number of Cycles in Instruction Execution (cont)

|  |  | Branch <br> Address <br> Read | Stack <br> Operation | Byte Data <br> Access | Word Data <br> Access | Internal <br> Operation |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Instruction | Mnemonic | Fetch | J | K | L | M |

Table 2-8 Number of Cycles in Instruction Execution (cont)

| Instruction | Mnemonic |  | Instruction Fetch | Branch <br> Address <br> Read | Stack <br> Operation | Byte Data Access | Word Data Access | Internal Operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | I | J | K | L | M | N |
| NEG | NEG.B Rd |  | 1 |  |  |  |  |  |
|  | NEG.W Rd |  | 1 |  |  |  |  |  |
|  | NEG.L ERd |  | 1 |  |  |  |  |  |
| NOP | NOP |  | 1 |  |  |  |  |  |
| NOT | NOT.B Rd |  | 1 |  |  |  |  |  |
|  | NOT.W Rd |  | 1 |  |  |  |  |  |
|  | NOT.L ERd |  | 1 |  |  |  |  |  |
| OR | OR.B \#xx:8,Rd |  | 1 |  |  |  |  |  |
|  | OR.B Rs,Rd |  | 1 |  |  |  |  |  |
|  | OR.W \#xx:16,Rd |  | 2 |  |  |  |  |  |
|  | OR.W Rs,Rd |  | 1 |  |  |  |  |  |
|  | OR.L \#xx:32,ERd |  | 3 |  |  |  |  |  |
|  | OR.L ERs,ERd |  | 2 |  |  |  |  |  |
| ORC | ORC \#xx:8,CCR |  | 1 |  |  |  |  |  |
| POP | POP.W Rn |  | 1 |  |  |  | 1 | 2 |
|  | POP.L ERn |  | 2 |  |  |  | 2 | 2 |
| PUSH | PUSH.W Rn |  | 1 |  |  |  | 1 | 2 |
|  | PUSH.L ERn |  | 1 |  |  |  | 2 | 2 |
| ROTL | ROTL.B Rd |  | 1 |  |  |  |  |  |
|  | ROTL.W Rd |  | 1 |  |  |  |  |  |
|  | ROTL.L ERd |  | 1 |  |  |  |  |  |
| ROTR | ROTR.B Rd |  | 1 |  |  |  |  |  |
|  | ROTR.W Rd |  | 1 |  |  |  |  |  |
|  | ROTR.L ERd |  | 1 |  |  |  |  |  |
| ROTXL | ROTXL.B Rd |  | 1 |  |  |  |  |  |
|  | ROTXL.W Rd |  | 1 |  |  |  |  |  |
|  | ROTXL.L ERd |  | 1 |  |  |  |  |  |
| ROTXR | ROTXR.B Rd |  | 1 |  |  |  |  |  |
|  | ROTXR.W Rd |  | 1 |  |  |  |  |  |
|  | ROTXR.L ERd |  | 1 |  |  |  |  |  |
| RTE | RTE |  | 2 |  | 2 |  |  | 2 |
| RTS | RTS | Advanced | 2 |  | 2 |  |  | 2 |
|  |  | Normal | 2 |  | 1 |  |  | 2 |
| SHAL | SHAL.B Rd |  | 1 |  |  |  |  |  |
|  | SHAL.W Rd |  | 1 |  |  |  |  |  |
|  | SHAL.L ERd |  | 1 |  |  |  |  |  |
| SHAR | SHAR.B Rd |  | 1 |  |  |  |  |  |
|  | SHAR.W Rd |  | 1 |  |  |  |  |  |
|  | SHAR.L ERd |  | 1 |  |  |  |  |  |

Table 2-8 Number of Cycles in Instruction Execution (cont)

|  |  | Instruction Fetch | Branch Address Read | Stack <br> Operation | Byte Data Access | Word Data Access | Internal Operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction | Mnemonic | I | J | K | L | M | N |
| SHLL | SHLL.B Rd | 1 |  |  |  |  |  |
|  | SHLL.W Rd | 1 |  |  |  |  |  |
|  | SHLL.L ERd | 1 |  |  |  |  |  |
| SHLR | SHLR.B Rd | 1 |  |  |  |  |  |
|  | SHLR.W Rd | 1 |  |  |  |  |  |
|  | SHLR.L ERd | 1 |  |  |  |  |  |
| SLEEP | SLEEP | 1 |  |  |  |  |  |
| STC | STC CCR,Rd | 1 |  |  |  |  |  |
|  | STC CCR,@ERd | 2 |  |  |  | 1 |  |
|  | STC CCR,@(d:16,ERd) | 3 |  |  |  | 1 |  |
|  | STC CCR,@(d:24,ERd) | 5 |  |  |  | 1 |  |
|  | STC CCR,@-ERd | 2 |  |  |  | 1 | 2 |
|  | STC CCR,@aa:16 | 3 |  |  |  | 1 |  |
|  | STC CCR,@aa:24 | 4 |  |  |  | 1 |  |
| SUB | SUB.B Rs,Rd | 1 |  |  |  |  |  |
|  | SUB.W \#xx:16,Rd | 2 |  |  |  |  |  |
|  | SUB.W Rs,Rd | 1 |  |  |  |  |  |
|  | SUB.L \#xx:32,ERd | 3 |  |  |  |  |  |
|  | SUB.L ERs,ERd | 1 |  |  |  |  |  |
| SUBS | SUBS \#1/2/4,ERd | 1 |  |  |  |  |  |
| SUBX | SUBX \#xx:8,Rd | 1 |  |  |  |  |  |
|  | SUBX Rs,Rd | 1 |  |  |  |  |  |
| TRAPA | TRAPA \#x:2 Advanced | 2 | 2 | 2 |  |  | 4 |
|  | Normal | 2 | 1 | 2 |  |  | 4 |
| XOR | XOR.B \#xx:8,Rd | 1 |  |  |  |  |  |
|  | XOR.B Rs, Rd | 1 |  |  |  |  |  |
|  | XOR.W \#xx:16,Rd | 2 |  |  |  |  |  |
|  | XOR.W Rs,Rd | 1 |  |  |  |  |  |
|  | XOR.L \#xx:32,ERd | 3 |  |  |  |  |  |
|  | XOR.L ERs,ERd | 2 |  |  |  |  |  |
| XORC | XORC \#xx:8,CCR | 1 |  |  |  |  |  |

### 2.7 Condition Code Modification

This section indicates the effect of each CPU instruction on the condition code. The notation used in the table is defined below.
$\mathrm{m}: 31$ for longword operands, 15 for word operands, 7 for byte operands
$\mathrm{S}_{\mathrm{i}}$ : The i-th bit of the source operand
$D_{i}$ : The i-th bit of the destination operand
$\mathrm{R}_{\mathrm{i}}$ : The i-th bit of the result
$D_{n}$ : The specified bit in the destination operand
-: Not affected
$\hat{\imath}$ : Modified according to the result of the instruction (see definition)
0 : Always cleared to 0
1: Always set to 1
*: Undetermined (no guaranteed value)
Z': Z flag before instruction execution
C': C flag before instruction execution

## Table 2-7 Condition Code Modification

| Instruction | H | N | Z | V | C | Definition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADD | $\downarrow$ | $\imath$ | $\checkmark$ | $\downarrow$ | $\checkmark$ | $\begin{aligned} & \mathrm{H}=\mathrm{Sm} m-4 \cdot \mathrm{Dm}-4+\mathrm{Dm}-4 \cdot / \mathrm{Rm}-4+\mathrm{Sm}-4 \cdot / \mathrm{Rm}-4 \\ & \mathrm{~N}=\mathrm{Rm} \\ & \mathrm{Z}=/ \mathrm{Rm} \cdot / \mathrm{Rm}-1 \cdot \ldots \cdot / \mathrm{R} 0 \\ & \mathrm{~V}=\mathrm{Sm} \cdot \mathrm{Dm} \cdot / \mathrm{Rm}+/ \mathrm{Sm} \cdot / \mathrm{Dm} \cdot \mathrm{Rm} \\ & \mathrm{C}=\mathrm{Sm} \cdot \mathrm{Dm}+\mathrm{Dm} \cdot / \mathrm{Rm}+\mathrm{Sm} \cdot \mathrm{Rm} \end{aligned}$ |
| ADDS | - | - | - | - | - |  |
| ADDX | $\imath$ | $\imath$ | $\uparrow$ | $\downarrow$ | $\hat{\imath}$ | $\begin{aligned} & \mathrm{H}=\mathrm{Sm}-4 \cdot \mathrm{Dm}-4+\mathrm{Dm}-4 \cdot / \mathrm{Rm}-4+\mathrm{Sm}-4 \cdot / \mathrm{Rm}-4 \\ & \mathrm{~N}=\mathrm{Rm} \\ & \mathrm{Z}=\mathrm{Z} \cdot / \cdot / \mathrm{Rm} \cdot \ldots \cdot / \mathrm{Ro} \\ & \mathrm{~V}=\mathrm{Sm} \cdot \mathrm{Dm} \cdot / \mathrm{Rm}+/ \mathrm{Sm} \cdot / \mathrm{Dm} \cdot \mathrm{Rm} \\ & \mathrm{C}=\mathrm{Sm} \cdot \mathrm{Dm}+\mathrm{Dm} \cdot / \mathrm{Rm}+\mathrm{Sm} \cdot / \mathrm{Rm} \end{aligned}$ |
| AND | - | $\hat{\imath}$ | $\uparrow$ | 0 | - | $\begin{aligned} & \mathrm{N}=\mathrm{Rm} \mathrm{~m} \\ & \mathrm{Z}=/ \mathrm{Rm} \cdot / \mathrm{Rm}-1 \cdot \ldots \cdot / \mathrm{R} 0 \end{aligned}$ |
| ANDC | $\downarrow$ | $\hat{\imath}$ | $\downarrow$ | $\imath$ | $\hat{\imath}$ | Stores the corresponding bits of the result |
| BAND | - | - | - | - | $\stackrel{\rightharpoonup}{*}$ | $\mathrm{C}=\mathrm{C}^{\prime} \cdot \mathrm{D} \mathrm{n}$ |
| Bcc | - | - | - | - | - |  |
| BCLR | - | - | - | - | - |  |
| BIAND | - | - | - | - | $\hat{\imath}$ | $C=C^{\prime} \cdot / D n$ |
| BILD | - | - | - | - | $\hat{\imath}$ | $\mathrm{C}=/ \mathrm{D} \mathrm{n}$ |
| BIOR | - | - | - | - | $\downarrow$ | $C=C '+/ D n$ |
| BIST | - | - | - | - | - |  |
| BIXOR | - | - | - | - | $\hat{\imath}$ | $C=C^{\prime} \cdot / D n+/ C^{\prime} \cdot / D n$ |
| BLD | - | - | - | - | $\hat{\imath}$ | $\mathrm{C}=\mathrm{D} \mathrm{n}$ |
| BNOT | - | - | - | - | - |  |
| BOR | - | - | - | - | $\hat{\imath}$ | $C=C '+D n$ |
| BSET | - | - | - | - | - |  |
| BSR | - | - | - | - | - |  |
| BST | - | - | - | - | - |  |
| BTST | - | - | $\downarrow$ | - | - | $\mathrm{Z}=/ \mathrm{D}$ n |
| BXOR | - | - | - | - | $\hat{\imath}$ | $C=C ' / D n+/ C^{\prime} \cdot D n$ |
| CMP | $\downarrow$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\begin{aligned} & \mathrm{H}=\mathrm{Sm} m-4 \cdot / \mathrm{Dm}-4+/ \mathrm{Dm}-4 \cdot \mathrm{Rm}-4+\mathrm{Sm}-4 \cdot \mathrm{Rm}-4 \\ & \mathrm{~N}=\mathrm{Rm} \\ & \mathrm{Z}=/ \mathrm{Rm} \cdot / \mathrm{Rm}-1 \cdot \ldots \cdot / \mathrm{R} 0 \\ & \mathrm{~V}=/ \mathrm{Sm} \cdot \mathrm{Dm} \cdot / \mathrm{Rm}+\mathrm{Sm} \cdot / \mathrm{Dm} \cdot \mathrm{Rm} \\ & \mathrm{C}=\mathrm{Sm} \cdot / \mathrm{Dm}+/ \mathrm{Dm} \cdot \mathrm{Rm}+\mathrm{Sm} \cdot \mathrm{Rm} \end{aligned}$ |

Table 2-7 Condition Code Modification (cont)

| Instruction | H | N | Z | V | C | Definition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DAA | * | $\uparrow$ | $\imath$ | * | $\uparrow$ | $\mathrm{N}=\mathrm{R} \mathrm{m}$ |
|  |  |  |  |  |  | $\mathrm{Z}=/ \mathrm{Rm} \cdot / \mathrm{Rm}-1 \cdot \ldots \cdot / \mathrm{R} 0$ |
|  |  |  |  |  |  | C: decimal arithmetic carry |
| DAS | * | $\uparrow$ | $\imath$ | * | $\imath$ | $N=R m$ |
|  |  |  |  |  |  | $\mathrm{Z}=/ \mathrm{Rm} \cdot / \mathrm{Rm}-1 \cdot \ldots \cdot / \mathrm{R} 0$ |
|  |  |  |  |  |  | C: decimal arithmetic borrow |
| DEC | - | $\uparrow$ | $\imath$ | $\imath$ | - | $N=R m$ |
|  |  |  |  |  |  | $\mathrm{Z}=/ \mathrm{Rm} \cdot / \mathrm{Rm}-1 \cdot \ldots \cdot / \mathrm{R} 0$ |
|  |  |  |  |  |  | $V=\mathrm{Dm} \cdot / \mathrm{Rm}$ |
| DIVXS | - | $\uparrow$ | $\imath$ | - | - | $\mathrm{N}=\mathrm{Sm} \cdot / \mathrm{Dm}+/ \mathrm{Sm} \cdot \mathrm{Dm}$ |
|  |  |  |  |  |  | $Z=/ S m \cdot / S m-1 \cdot \ldots \cdot / S 0$ |
| DIVXU | - | $\uparrow$ | $\imath$ | - | - | $\mathrm{N}=\mathrm{Sm}$ |
|  |  |  |  |  |  | $Z=/ S m \cdot / S m-1 \cdot \ldots \cdot / S 0$ |
| EEPMOV | - | - | - | - | - |  |
| EXTS | - | $\hat{\imath}$ | $\hat{\imath}$ | 0 | - | $\mathrm{N}=\mathrm{R} \mathrm{m}$ |
|  |  |  |  |  |  | $\mathrm{Z}=/ \mathrm{Rm} \cdot / \mathrm{Rm}-1 \cdot \ldots \cdot / \mathrm{R} 0$ |
| EXTU |  | 0 | $\imath$ | 0 | - | $\mathrm{Z}=/ \mathrm{Rm} \cdot / \mathrm{Rm}-1 \cdot \ldots \cdot / \mathrm{R} 0$ |
| INC | - | $\imath$ | $\imath$ | $\uparrow$ | - | $\mathrm{N}=\mathrm{R} \mathrm{m}$ |
|  |  |  |  |  |  | $\mathrm{Z}=/ \mathrm{Rm} \cdot / \mathrm{Rm}-1 \cdot \ldots \cdot / \mathrm{R} 0$ |
|  |  |  |  |  |  | $\mathrm{V}=\mathrm{Dm} \cdot / \mathrm{Rm}$ |
| JMP |  | - | - | - | - |  |
| JSR | - | - | - | - | - |  |
| LDC | $\hat{\imath}$ | $\downarrow$ | $\hat{\imath}$ | $\hat{\imath}$ | $\downarrow$ | Stores the corresponding bits of the result |
| MOV | - | $\hat{\imath}$ | $\imath$ | 0 | - |  |
|  |  |  |  |  |  | $\mathrm{Z}=/ \mathrm{Rm} \cdot / \mathrm{Rm}-1 \cdot \ldots \cdot / \mathrm{R} 0$ |
| MOVFPE | - | $\hat{\imath}$ | $\imath$ | 0 | - | $\mathrm{N}=\mathrm{Rm}$ |
|  |  |  |  |  |  | $\mathrm{Z}=/ \mathrm{Rm} \cdot / \mathrm{Rm}-1 \cdot \ldots \cdot / \mathrm{R} 0$ |
| MOVTPE | - | $\hat{\imath}$ | $\imath$ | 0 | - | $\mathrm{N}=\mathrm{Rm}$ |
|  |  |  |  |  |  | $\mathrm{Z}=/ \mathrm{Rm} \cdot / \mathrm{Rm}-1 \cdot \ldots \cdot / \mathrm{R} 0$ |
| MULXS | - | $\uparrow$ | $\hat{\imath}$ | - | - | $\mathrm{N}=\mathrm{R} 2 \mathrm{~m}$ |
|  |  |  |  |  |  | $\overline{Z=R 2 m} \cdot \overline{R 2 m-1} \cdot \ldots \cdot / \mathrm{RO}$ |
| MULXU | - | - | - | - | - |  |
| NEG | $\stackrel{\rightharpoonup}{2}$ | $\hat{\imath}$ | $\imath$ | $\downarrow$ | $\imath$ | $\mathrm{H}=\mathrm{Dm}-4+\mathrm{Rm}-4$ |
|  |  |  |  |  |  | $N=R m$ |
|  |  |  |  |  |  | $\mathrm{Z}=/ \mathrm{Rm} \cdot / \mathrm{Rm}-1 \cdot \ldots \cdot R 0$ |
|  |  |  |  |  |  | $\mathrm{V}=\mathrm{Dm} \cdot \mathrm{Rm}$ |
|  |  |  |  |  |  | $C=D m+R m$ |

Table 2-7 Condition Code Modification (cont)

| Instruction | H | N | Z | V | C | Definition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NOP | - | - | - | - | - |  |
| NOT | - | $\hat{\imath}$ | $\hat{\imath}$ | 0 | - | $\begin{aligned} & \mathrm{N}=\mathrm{Rm} \\ & \mathrm{Z}=/ R \mathrm{~m} \cdot / \mathrm{Rm} \mathrm{~m}-1 \cdot \ldots \cdot / R 0 \end{aligned}$ |
| OR | - | $\hat{\imath}$ | $\uparrow$ | 0 | - | $\begin{aligned} & \mathrm{N}=\mathrm{Rm} \\ & \mathrm{Z}=/ \mathrm{Rm} \cdot / \mathrm{Rm}-1 \cdot \ldots \cdot / R 0 \end{aligned}$ |
| ORC | $\imath$ | $\hat{\imath}$ | $\hat{\imath}$ | $\imath$ | $\imath$ | Stores the corresponding bits of the result |
| POP | - | $\hat{\imath}$ | $\uparrow$ | O | - | $\begin{aligned} & \mathrm{N}=\mathrm{Rm} \\ & \mathrm{Z}=/ \mathrm{Rm} \cdot / \mathrm{Rm} \mathrm{~m}-1 \cdot \ldots \cdot / R 0 \end{aligned}$ |
| PUSH | - | $\imath$ | $\downarrow$ | 0 | - | $\begin{aligned} & \mathrm{N}=\mathrm{Rm} \\ & \mathrm{Z}=/ \mathrm{Rm} \cdot / \mathrm{Rm}-1 \cdot \ldots \cdot / \mathrm{R} 0 \end{aligned}$ |
| ROTL | - | $\imath$ | $\uparrow$ | 0 | $\imath$ | $\begin{aligned} & \mathrm{N}=\mathrm{Rm} \\ & \mathrm{Z}=/ \mathrm{Rm} \cdot / \mathrm{Rm}-1 \cdot \ldots \cdot / \mathrm{R} 0 \\ & \mathrm{C}=\mathrm{Dm} \end{aligned}$ |
| ROTR | - | $\imath$ | $\uparrow$ | 0 | $\hat{\imath}$ | $\begin{aligned} & \mathrm{N}=\mathrm{Rm} \\ & \mathrm{Z}=/ \mathrm{Rm} \cdot / \mathrm{Rm} m-1 \cdot \ldots \cdot / R 0 \\ & \mathrm{C}=\mathrm{D} 0 \end{aligned}$ |
| ROTXL | - | $\imath$ | $\uparrow$ | 0 | $\hat{\imath}$ | $\begin{aligned} & \mathrm{N}=\mathrm{Rm} \\ & \mathrm{Z}=/ \mathrm{Rm} \cdot / \mathrm{Rm}-1 \cdot \ldots \cdot / \mathrm{R} 0 \\ & \mathrm{C}=\mathrm{Dm} \end{aligned}$ |
| ROTXR | - | $\imath$ | $\downarrow$ | 0 | $\downarrow$ | $\begin{aligned} & \mathrm{N}=\mathrm{Rm} \\ & \mathrm{Z}=/ R \mathrm{~m} \cdot / \mathrm{Rm} \mathrm{~m}-1 \cdot \ldots \cdot / R 0 \\ & \mathrm{C}=\mathrm{D} 0 \end{aligned}$ |
| RTS | - | - | - | - | - |  |
| RTE | $\uparrow$ | $\hat{\imath}$ | $\hat{\imath}$ | $\uparrow$ | $\hat{\imath}$ | Stores the corresponding bits of the result |
| SHAL | - | $\imath$ | $\downarrow$ | $\downarrow$ | $\hat{\imath}$ | $\begin{aligned} & \mathrm{N}=\mathrm{Rm} \\ & \mathrm{Z}=/ \mathrm{Rm} \cdot / \mathrm{Rm}-1 \cdot \ldots \cdot / \mathrm{R} 0 \\ & \mathrm{~V}=\mathrm{Dm} \cdot / \mathrm{Dm}-1+/ \mathrm{Dm} \cdot \mathrm{Dm}-1 \\ & \mathrm{C}=\mathrm{Dm} \end{aligned}$ |
| SHAR | - | $\imath$ | $\imath$ | 0 | $\downarrow$ | $\begin{aligned} & \mathrm{N}=\mathrm{Rm} \\ & \mathrm{Z}=/ R \mathrm{~m} \cdot / \mathrm{Rm} m-1 \cdot \ldots \cdot / R 0 \\ & \mathrm{C}=\mathrm{D} 0 \end{aligned}$ |
| SHLL | - | $\hat{\imath}$ | $\hat{\imath}$ | 0 | $\uparrow$ | $\begin{aligned} & \mathrm{N}=\mathrm{Rm} \\ & \mathrm{Z}=/ \mathrm{Rm} \cdot / \mathrm{Rm} m-1 \cdot \ldots \cdot / R 0 \\ & \mathrm{C}=\mathrm{Dm} \end{aligned}$ |

Table 2-7 Condition Code Modification (cont)


### 2.8 Bus Cycles During Instruction Execution

Table 2-8 indicates the bus cycles during instruction execution by the $\mathrm{H} 8 / 300 \mathrm{H} \mathrm{CPU}$. For the number of states per bus cycle, see table 2-7, Number of States per Cycle.

How to read the table:

| Instruction | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| JMP @aa:24 | R:W 2nd | $\begin{array}{\|l\|} \hline \text { Internal operation } \\ (2 \text { states) }) \end{array}$ | R:W EA |  |  |  |  |  |
|  | $\overline{4}$ |  | $\overline{4}$ |  | of <br> e <br> ad | ion ad e |  | read) |

## Legend

| R:B | Byte-size read |
| :--- | :--- |
| R:W | Word-size read |
| W:B | Byte-size write |
| W:W | Word-size write |
| 2nd | Address of 2nd word (3rd and 4th bytes) |
| 3rd | Address of 3rd word (5th and 6th bytes) |
| 4th | Address of 4th word (7th and 8th bytes) |
| 5 th | Address of 5th word (9th and 10th bytes) |
| NEXT | Address of next instruction |
| EA | Effective address |
| VEC | Vector address |

Figure 2-1 shows timing waveforms for the address bus and the $\overline{\mathrm{RD}}$ and $\overline{\mathrm{W}} \mathrm{R}(\overline{\mathrm{HWR}}$ or $\overline{\mathrm{LWR}})$ signals during execution of the above instruction with an 8 -bit bus, using 3 -state access with no wait states.


Figure 2-1 Address Bus, $\overline{\mathbf{R D}}$, and $\overline{\mathbf{W R}}(\overline{\mathrm{HWR}}$ or $\overline{\mathrm{LWR}})$ Timing (8-bit bus, 3 -state access, no wait states)
Table 2-8 Bus States
(s,
Table 2-8 Bus States (cont)
1
R:W NEXT
R:W NEXT
R:W NEXT
R:W NEXT
R:W NEXT
R:W 2nd
R:W 2nd
R:W 2nd
R:W 2nd

| $\begin{array}{l}\text { Internal operation, } \\ 2 \text { states }\end{array}$ |
| :--- |

Internal operation,
2 states
Internal operation,
2 states R:W EA
Internal operation,
2 states
2 states
Internal operation,
2 states R:W EA
2 states
Internal operation,
2 states

| $\begin{array}{l}\text { Internal operation, } \\ 2 \text { states }\end{array}$ |
| :--- |


| Internal operation, |
| :--- | :--- |
| 2 states | R:W EA

Internal operation,
2 states
Internal operation, R:W EA
Internal operation,
2 R:W EA
2 states
Internal operation, $\mathrm{R}: \mathrm{W}$ EA
2 states
operation, R:W EA
2 states
229
Table 2-8 Bus States (cont)
$-$ R:W NEXT R:W 2nd
R:W 2nd
R:W NEXT
R:W 2nd
R:W 2nd
R:W NEXT
R:W 2nd
R:W 2nd
R:W NEXT
R:W 2nd R:W 2nd
R:W 2nd R:W NEXT R:W 2nd R:W 2nd R:W NEXT R:W 2nd R:W NEXT R:W 2nd R:W 2nd R:W NEXT R:W 2nd R:W 2nd R:W NEXT
 R:W NEXT 듣 R:W 2nd R:W NEXT R:W 2nd R:W NEXT 0
$\underset{\sim}{2}$
3
$\vdots$
$\dot{x}$ R:W 2nd
Table 2-8 Bus States (cont)
$-$

Instruction
BSET Rn,Rd
BSET Rn,@ERd
BSET Rn,@aa:8
BRS d:8
BRS d:16
BST \#xx:3,Rd

| BST \#xx:3,@ERd |
| :--- |
| BST \#xx:3,@aa:8 |
| BTST \#xx:3,Rd |
| BTST \#xx:3,@ERd |
| BTST \#x: $3, @ a a: 8$ |
| BTST Rn,Rd |
| BTST Rn,@ERd |
| BTST Rn,@aa:8 |
| BXOR \#xx:3,Rd |
| BXOR \#xx:3,@ERd |
| BXOR \#xx:3,@aa:8 |
| CMP.B \#xx:8,Rd |
| CMP.B Rs,Rd |

CMP.W \#xx:16,Rd
CMP.W Rs,Rd
CMP.L \#xx:32,ERd CMP.L ERs,ERd DAA Rd DAS Rd DEC.B Rd
DEC.W \#1/2,Rd DEC.L \#1/2,ERd
DIVXS.B Rs,Rd
DIVXS.W Rs,ERd
DIVXU.B Rs,Rd
DIVXU.W Rs,ERd EEPMOV.B
Table 2-8 Bus States (cont)

| Instruction |  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EXTS.W Rd |  | R:W NEXT |  |  |  |  |  |  |  |
| EXTS.L ERd |  | R:W NEXT |  |  |  |  |  |  |  |
| EXTU.W Rd |  | R:W NEXT |  |  |  |  |  |  |  |
| EXTU.L ERd |  | R:W NEXT |  |  |  |  |  |  |  |
| INC.B Rd |  | R:W NEXT |  |  |  |  |  |  |  |
| INC.W \#1/2,Rd |  | R:W NEXT |  |  |  |  |  |  |  |
| INC.L \#1/2,ERd |  | R:W NEXT |  |  |  |  |  |  |  |
| JMP @ERn |  | R:W NEXT | R:W EA |  |  |  |  |  |  |
| JMP @aa:24 |  | R:W 2nd | Internal operation, 2 states | R:W EA |  |  |  |  |  |
| JMP @@aa:8 | Normal | R:W NEXT | R:W aa:8 | Internal operation, 2 states | R:W EA |  |  |  |  |
|  | Advanced | R:W NEXT | R:W aa:8 | R:W aa:8 | Internal operation, 2 states | R:W EA |  |  |  |
| JSR @ERn | Normal | R:W NEXT | R:W EA | W:W Stack |  |  |  |  |  |
|  | Advanced | R:W NEXT | R:W EA | W:W Stack (H) | W:W Stack (L) |  |  |  |  |
| JSR @aa:24 | Normal | R:W 2nd | Internal operation, 2 states | R:W EA | W:W Stack |  |  |  |  |
|  | Advanced | R:W 2nd | Internal operation, 2 states | R:W EA | W:W Stack (H) | W:W Stack (L) |  |  |  |
| JSR @@aa:8 | Normal | R:W NEXT | R:W aa:8 | W:W Stack | R:W EA |  |  |  |  |
|  | Advanced | R:W NEXT | R:W aa:8 | R:W aa:8 | W:W Stack (H) | W:W Stack (L) | R:W EA |  |  |
| LDC \#xx:8,CCR |  | R:W NEXT |  |  |  |  |  |  |  |
| LDC Rs,CCR |  | R:W NEXT |  |  |  |  |  |  |  |
| LDC @ERs,CCR |  | R:W 2nd | R:W NEXT | R:W EA |  |  |  |  |  |
| LDC @(d:16,ERs),CCR |  | R:W 2nd | R:W 3rd | R:W NEXT | R:W EA |  |  |  |  |
| LDC @(d:24,ERs),CCR |  | R:W 2nd | R:W 3rd | R:W 4th | R:W 5th | R:W NEXT | R:W EA |  |  |
| LDC @ERs+,CCR |  | R:W 2nd | R:W NEXT | Internal operation, 2 states | R:W EA |  |  |  |  |
| LDC @aa:16,CCR |  | R:W 2nd | R:W 3rd | R:W NEXT | R:W EA |  |  |  |  |
| LDC @aa:24,CCR |  | R:W 2nd | R:W 3rd | R:W 4th | R:W NEXT | R:W EA |  |  |  |
| MOV.B \#xx:8,Rd |  | R:W NEXT |  |  |  |  |  |  |  |
| MOV.B Rs,Rd |  | R:W NEXT |  |  |  |  |  |  |  |
| MOV.B @ERs,Rd |  | R:W NEXT | R:B EA |  |  |  |  |  |  |
| MOV.B @(d:16,ERs),Rd |  | R:W 2nd | R:W NEXT | R:B EA |  |  |  |  |  |
| MOV.B @(d:24,ERs),Rd |  | R:W 2nd | R:W 3rd | R:W 4th | R:W NEXT | R:B EA |  |  |  |

Table 2-8 Bus States (cont)

| Instruction | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MOV.B @ERs+,Rd | R:W NEXT | Internal operation, 2 states | R:B EA |  |  |  |  |  |
| MOV.B @aa:8,Rd | R:W NEXT | R:B EA |  |  |  |  |  |  |
| MOV.B @aa:16,Rd | R:W 2nd | R:W NEXT | R:B EA |  |  |  |  |  |
| MOV.B @aa:24,Rd | R:W 2nd | R:W 3rd | R:W NEXT | R:B EA |  |  |  |  |
| MOV.B Rs,@ERd | R:W NEXT | W:B EA |  |  |  |  |  |  |
| MOV.B Rs,@(d:16,ERd) | R:W 2nd | R:W NEXT | W:B EA |  |  |  |  |  |
| MOV.B Rs,@(d:24,ERd) | R:W 2nd | R:W 3rd | R:W 4th | R:W NEXT | W:B EA |  |  |  |
| MOV.B Rs,@-ERd | R:W NEXT | Internal operation, 2 states | W:B EA |  |  |  |  |  |
| MOV.B Rs,@aa:8 | R:W NEXT | W:B EA |  |  |  |  |  |  |
| MOV.B Rs,@aa:16 | R:W 2nd | R:W NEXT | W:B EA |  |  |  |  |  |
| MOV.B Rs,@aa:24 | R:W 2nd | R:W 3rd | R:W NEXT | W:BEA |  |  |  |  |
| MOV.W \#xx:16,Rd | R:W 2nd | R:W NEXT |  |  |  |  |  |  |
| MOV.W Rs,Rd | R:W NEXT |  |  |  |  |  |  |  |
| MOV.W @ERs,Rd | R:W NEXT | R:W EA |  |  |  |  |  |  |
| MOV.W @(d:16,ERs),Rd | R:W 2nd | R:W NEXT | R:W EA |  |  |  |  |  |
| MOV.W @(d:24,ERs),Rd | R:W 2nd | R:W 3rd | R:W 4th | R:W NEXT | R:W EA |  |  |  |
| MOV.W @ERs+,Rd | R:W NEXT | Internal operation, 2 states | R:W EA |  |  |  |  |  |
| MOV.W @aa:16,Rd | R:W 2nd | R:W NEXT | R:W EA |  |  |  |  |  |
| MOV.W @aa:24,Rd | R:W 2nd | R:W 3rd | R:W NEXT | R:B EA |  |  |  |  |
| MOV.W Rs,@ERd | R:W NEXT | W:W EA |  |  |  |  |  |  |
| MOV.W Rs,@(d:16,ERd) | R:W 2nd | R:W NEXT | W:W EA |  |  |  |  |  |
| MOV.W Rs,@(d:24,ERd) | R:W 2nd | R:W 3rd | R:E 4th | R:W NEXT | W:W EA |  |  |  |
| MOV.W Rs,@-ERd | R:W NEXT | Internal operation, 2 states | W:W EA |  |  |  |  |  |
| MOV.W Rs,@aa:16 | R:W 2nd | R:W NEXT | W:W EA |  |  |  |  |  |
| MOV.W Rs,@aa:24 | R:W 2nd | R:W 3rd | R:W NEXT | W:W EA |  |  |  |  |
| MOV.L \#xx:32,ERd | R:W 2nd | R:W 3rd | R:W NEXT |  |  |  |  |  |
| MOV.L ERs,ERd | R:W NEXT |  |  |  |  |  |  |  |
| MOV.L @ERs,ERd | R:W 2nd | R:W NEXT | R:W EA | R:W EA+2 |  |  |  |  |
| MOV.L @(d:16,ERs),ERd | R:W 2nd | R:W 3rd | R:W NEXT | R:W EA | R:W EA+2 |  |  |  |
| MOV.L @(d:24,ERs),ERd | R:W 2nd | R:W 3rd | R:W 4th | R:W 5th | R:W NEXT | R:W EA | R:W EA+2 |  |
| MOV.L @ERs+,ERd | R:W 2nd | R:W NEXT | Internal operation, 2 states | R:W EA | R:W EA+2 |  |  |  |

Table 2-8 Bus States (cont)
Instruction 1

MULXS.B Rs,Rd
MULXS.W Rs,ERd
MULXU.B Rs,Rd
MULXU.W Rs,ERd
NEG.B Rd
NEG.W Rd
NEG.L ERd
NOP
NOT.B Rd
NOT.W Rd
NOT.L ERd
OR.B \#xx:8,Rd
OR.B Rs,Rd
OR.W \#xx:16,Rd
OR.W Rs,Rd

OR.LERs,ERd
ORC \#xx:8,CCR
POP.W Rn
POP.L ERn
Table 2-8 Bus States (cont)

1 | R:W NEXT |
| :--- |
| R:W 2nd |
| R:W NEXT |
| R:W NEXT |
| R:W NEXT |
| R:W NEXT |
| R:W NEXT |
| R:W NEXT |
| R:W NEXT |
| R:W NEXT |
| R:W NEXT |
| R:W NEXT |
| R:W NEXT |
| R:W NEXT |
| R:W NEXT |

| Normal | R:W NEXT |
| :--- | :--- |
| Advanced | R:W NEXT |

Instruction PUSH.W Rn

PUSH.L ERn | ROTL.B Rd |
| :--- |
| ROTL.W Rd |
| ROTL.L ERd |
| ROTR.B Rd |
| ROTR.W Rd |
| ROTR.L ERd |
| ROTXL.B Rd |
| ROTXL.W Rd |
| ROTXL.L ERd |
| ROTXR.B Rd |
| ROTXR.W Rd |
| ROTXR.L ERd |
| RTE | $\frac{0}{2}$

| SHAL.B Rd |
| :--- |
| SHAL.W Rd |
| SHAL.L ERd |
| SHAR.B Rd |
| SHAR.W Rd |
| SHAR.L ERd |
| SHLL.B Rd |
| SHLL.W Rd |
| SHLL.L ERd |
| SHLR.B Rd |
| SHLR.W Rd |
| SHLR.L ERd |
| SLEEP |
| STC CCR,Rd |

Table 2-8 Bus States (cont)

| Instruction |  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STC CCR,@ERd |  | R:W 2nd | R:W NEXT | W:W EA |  |  |  |  |  |
| STC CCR,@(d:16,ERd) |  | R:W 2nd | R:W 3rd | R:W NEXT | W:W EA |  |  |  |  |
| STC CCR,@(d:24,ERd) |  | R:W 2nd | R:W 3rd | R:W 4th | R:W 5th | R:W NEXT | W:W EA |  |  |
| STC CCR,@-ERd |  | R:W 2nd | R:W NEXT | Internal operation, 2 states | W:W EA |  |  |  |  |
| STC CCR,@aa:16 |  | R:W 2nd | R:W 3rd | R:W NEXT | W:W EA |  |  |  |  |
| STC CCR,@aa:24 |  | R:W 2nd | R:W 3rd | R:W 4th | R:W NEXT | W:W EA |  |  |  |
| SUB.B Rs,Rd |  | R:W NEXT |  |  |  |  |  |  |  |
| SUB.W \#xx:16,Rd |  | R:W 2nd | R:W NEXT |  |  |  |  |  |  |
| SUB.W Rs,Rd |  | R:W NEXT |  |  |  |  |  |  |  |
| SUB.L \#xx:32,ERd |  | R:W 2nd | R:W 3rd | R:W NEXT |  |  |  |  |  |
| SUB.L ERs,ERd |  | R:W NEXT |  |  |  |  |  |  |  |
| SUBS \#1/2/4,ERd |  | R:W NEXT |  |  |  |  |  |  |  |
| SUBX \#xx:8,Rd |  | R:W NEXT |  |  |  |  |  |  |  |
| SUBX Rs,Rd |  | R:W NEXT |  |  |  |  |  |  |  |
| TRAPA \#x:2 | Normal | R:W NEXT | Internal operation, 2 states | W:W Stack (L) | W:W Stack (H) | R:W VEC | Internal operation, 2 states | R:W (*7) |  |
|  | Advanced | R:W NEXT | Internal operation, 2 states | W:W Stack (L) | W:W Stack (H) | R:W VEC | R:W VEC+2 | Internal operation, 2 states | R:W (*7) |
| XOR.B \#xx8,Rd |  | R:W NEXT |  |  |  |  |  |  |  |
| XOR.B Rs,Rd |  | R:W NEXT |  |  |  |  |  |  |  |
| XOR.W \#xx:16,Rd |  | R:W 2nd | R:W NEXT |  |  |  |  |  |  |
| XOR.W Rs,Rd |  | R:W NEXT |  |  |  |  |  |  |  |
| XOR.L \#xx:32,ERd |  | R:W 2nd | R:W 3rd | R:W NEXT |  |  |  |  |  |
| XOR.L ERs,ERd |  | R:W 2nd | R:W NEXT |  |  |  |  |  |  |
| XORC \#xx:8,CCR |  | R:W NEXT |  |  |  |  |  |  |  |
| Reset exception handling | Normal | R:W VEC | Internal operation, 2 states | R:W (*5) |  |  |  |  |  |
|  | Advanced | R:W VEC | R:W VEC+2 | Internal operation, 2 states | R:W (*5) |  |  |  |  |
| Interrupt exception handling | Normal | R:W (*6) | Internal operation, 2 states | W:W stack (L) | W:W stack (H) | R:W VEC | Internal operation, 2 states | R:W (*7) |  |
|  | Advanced | R:W (*6) | Internal operation, 2 states | W:W stack (L) | W:W stack (H) | R:W VEC | R:W VEC+2 | Internal operation, 2 states | R:W (*7) |

EAs is the contents of ER5. EAd is the contents of R6.
1 after execution of the ted. 6. Both registers are incremented by byte read or write varies from 9 to 16.

EAs is the contents of ER5. EAd is the contents of R6
instruction. $n$ is the initial value of R4L or R4. If $n=0$, $\cdot$ ~
6. Prefetch address, equal to two plus the PC value pushed on the stack. In recovery from sleep mode or software standby mode the read operation is replaced by an internal operation. 7. Starting address of the interrupt-handling routine.
8. NEXT: Next address after the current instruction.
2nd: Address of the second word of the current instruction.
3rd: Address of the third word of the current instruction.
4th: Address of the fourth word of the current instruction.
5th: Address of the fifth word of the current instruction.
EA: Effective address.
VEC: Vector address. 7. Starting address of the interrupt-handling routine.
8. NEXT: Next address after the current instruction.
2nd: Address of the second word of the current instruction.
3rd: Address of the third word of the current instruction.
4th: Address of the fourth word of the current instruction.
5th: Address of the fifth word of the current instruction.
EA: Effective address.
VEC: Vector address. 7. Starting address of the interrupt-handling routine.
8. NEXT: Next address after the current instruction.
2nd: Address of the second word of the current instruction.
3rd: Address of the third word of the current instruction.
4th: Address of the fourth word of the current instruction.
5th: Address of the fifth word of the current instruction.
EA: Effective address.
VEC: Vector address. 7. Starting address of the interrupt-handling routine.
8. NEXT: Next address after the current instruction.
2nd: Address of the second word of the current instruction.
3rd: Address of the third word of the current instruction.
4th: Address of the fourth word of the current instruction.
5th: Address of the fifth word of the current instruction.
EA: Effective address.
VEC: Vector address. 7. Starting address of the interrupt-handling routine.
8. NEXT: Next address after the current instruction.
2nd: Address of the second word of the current instruction.
3rd: Address of the third word of the current instruction.
4th: Address of the fourth word of the current instruction.
5th: Address of the fifth word of the current instruction.
EA: Effective address.
VEC: Vector address. 7. Starting address of the interrupt-handling routine.
8. NEXT: Next address after the current instruction.
2nd: Address of the second word of the current instruction.
3rd: Address of the third word of the current instruction.
4th: Address of the fourth word of the current instruction.
5th: Address of the fifth word of the current instruction.
EA: Effective address.
VEC: Vector address. 7. Starting address of the interrupt-handling routine.
8. NEXT: Next address after the current instruction.
2nd: Address of the second word of the current instruction.
3rd: Address of the third word of the current instruction.
4th: Address of the fourth word of the current instruction.
5th: Address of the fifth word of the current instruction.
EA: Effective address.
VEC: Vector address. 4. Starting address after return.
5. Starting address of the program

## Section 3 Processing States

### 3.1 Overview

The CPU has five main processing states: the program execution state, exception handling state, power-down state, reset state, and bus-released state. The power-down state includes sleep mode, software standby mode, and hardware standby mode. Figure 3-1 shows a diagram of the processing states. Figure 3-2 indicates the state transitions. For details, refer to the relevant microcontroller hardware manual.


Figure 3-1 Processing States


Notes: 1. From any state except hardware standby mode, a transition to the reset state occurs whenever $\overline{\mathrm{RES}}$ goes low.
2. From any state, a transition to hardware standby mode occurs when $\overline{\text { STBY }}$ goes low.

Figure 3-2 State Transitions

### 3.2 Program Execution State

In this state the CPU executes program instructions in normal sequence.

### 3.3 Exception-Handling State

The exception-handling state is a transient state that occurs when the CPU alters the normal program flow due to a reset, interrupt, or trap instruction. The CPU fetches a starting address from the exception vector table and branches to that address. In interrupt exception handling the CPU references the stack pointer (ER7) and saves the program counter and condition-code register.

### 3.3.1 Types of Exception Handling and Their Priority

Exception handling is performed for resets, interrupts, and trap instructions. Table 3-1 indicates the types of exception handling and their priority.

Table 3-1 Exception Handling Types and Priority

| Priority | Type of Exception | Detection Timing | Start of Exception Handling |
| :--- | :--- | :--- | :--- |
| High | Reset | Synchronized with <br> clock | Exception handling starts <br> immediately when RES changes <br> from low to high |
|  | Interrupt | End of instruction <br> execution (see note) | When an interrupt is requested, <br> exception handling starts at the end <br> of the current instruction or current <br> exception-handling sequence |
|  | Trap instruction | When TRAPA <br> instruction is executed | Exception handling starts when a <br> trap (TRAPA) instruction is executed |

Note: Interrupts are not detected at the end of the ANDC, ORC, XORC, and LDC instructions, or immediately after reset exception handling.

Figure 3-3 classifies the exception sources. For further details about exception sources, vector numbers, and vector addresses refer to the relevant microcontroller hardware manual.
Exception sources $\left\{\begin{array}{l}\text { Reset } \\ \text { Interrupt }\left\{\begin{array}{l}\text { External interrupts } \\ \text { Internal interrupts (from on-chip supporting modules) } \\ \text { Trap instruction }\end{array}\right. \\ \hline\end{array}\right.$

Figure 3-3 Classification of Exception Sources

### 3.3.2 Exception-Handling Sequences

Reset Exception Handling: Reset exception handling has the highest priority. The reset state is entered when the $\overline{\mathrm{RES}}$ signal goes low. Then, if $\overline{\mathrm{RES}}$ goes high again, reset exception handling starts when the reset condition is satisfied. Refer to the relevant microcontroller hardware manual for details about the reset condition. When reset exception handling starts the CPU fetches a start address from the exception vector table and starts program execution from that address. All interrupts, including NMI, are disabled during the reset exception-handling sequence and immediately after it ends.

Interrupt Exception Handling and Trap Instruction Exception Handling: When these exception-handling sequences begin, the CPU references the stack pointer (ER7) and pushes the program counter and condition-code register on the stack. Next, if the UE bit in the system control register (SYSCR) is set to 1 , the CPU sets the I bit in the condition-code register to 1 . If the UE bit is cleared to 0 , the CPU sets both the I bit and the UI bit in the condition-code register to 1 . Then the CPU fetches a start address from the exception vector table and execution branches to that address.

The program-counter value pushed on the stack and the start address fetched from the vector table are 16 bits long in normal mode and 24 bits long in advanced mode. Figure $3-4$ shows the stack after the exception-handling sequence.

(a) Stack structure in normal mode

(b) Stack structure in advanced mode

## Legend

$\mathrm{PC}_{\mathrm{E}}$ : Program counter (PC) bits 23 to 16
$\mathrm{PC}_{\mathrm{H}}$ : Program counter (PC) bits 15 to 8
$\mathrm{PC}_{\mathrm{L}}$ : Program counter (PC) bits 7 to 0
CCR: Condition code register
SP: Stack pointer
Notes: * Ignored at return.

1. PC is the address of the first instruction executed after the return from the exception-handling routine.
2. Registers must be saved and restored by word access or longword access, starting at an even address.

Figure 3-4 Stack Structure after Exception Handling

### 3.4 Bus-Released State

This is a state in which the bus has been released in response to a bus request from a bus master other than the CPU. While the bus is released, the CPU halts except for internal operations. For further details, refer to the relevant microcontroller hardware manual.

For further details, refer to the relevant microcontroller hardware manual.

### 3.5 Reset State

When the $\overline{\text { RES }}$ input goes low all current processing stops and the CPU enters the reset state. The I bit in the condition-code register is set to 1 by a reset. All interrupts are masked in the reset state. Reset exception handling starts when the $\overline{\mathrm{RES}}$ signal changes from low to high.

### 3.6 Power-Down State

In the power-down state the CPU stops operating to conserve power. There are three modes: sleep mode, software standby mode, and hardware standby mode. For details, refer to the relevant microcontroller hardware manual.

### 3.6.1 Sleep Mode

A transition to sleep mode is made if the SLEEP instruction is executed while the software standby bit (SSBY) is cleared to 0 .

CPU operations stop immediately after execution of the SLEEP instruction. The contents of CPU registers are retained.

### 3.6.2 Software Standby Mode

A transition to software standby mode is made if the SLEEP instruction is executed while the SSBY bit is set to 1 .

The CPU and clock halt and all on-chip supporting modules stop operating. The on-chip supporting modules are reset, but as long as a specified voltage is supplied the contents of CPU registers and on-chip RAM are retained. The I/O ports also remain in their existing states.

### 3.6.3 Hardware Standby Mode

A transition to hardware standby mode is made when the $\overline{\text { STBY }}$ input goes low.
As in software standby mode, the CPU and clock halt and the on-chip supporting modules are reset, but as long as a specified voltage is supplied, on-chip RAM contents are retained.

## Section 4 Basic Timing

### 4.1 Overview

The CPU is driven by a clock, denoted by the symbol $\varnothing$. One cycle of the clock is referred to as a "state." The memory cycle or bus cycle consists of two or three states. Different methods are used to access on-chip memory, on-chip supporting modules, and external devices. Refer to the relevant microcontroller hardware manual for details.

### 4.2 On-Chip Memory (RAM, ROM)

For high-speed processing, on-chip memory is accessed in two states. The data bus is 16 bits wide, permitting both byte and word access. Figure $4-1$ shows the on-chip memory access cycle.
Figure 4-2 shows the pin states.


Figure 4-1 On-Chip Memory Access Cycle


Figure 4-2 Pin States during On-Chip Memory Access

### 4.3 On-Chip Supporting Modules

The on-chip supporting modules are accessed in three states. The data bus is 8 bits or 16 bits wide. Figure $4-3$ shows the access timing for the on-chip supporting modules. Figure $4-4$ shows the pin states.


Figure 4-3 On-Chip Supporting Module Access Cycle


Figure 4-4 Pin States during On-Chip Supporting Module Access

### 4.4 External Data Bus

The external data bus is accessed with 8 -bit or 16 -bit bus width in two or three states. Figure 4-5 shows the read timing for two-state or three-state access. Figure 4-6 shows the write timing for two-state or three-state access. In three-state access, wait states can be inserted by the wait-state controller or other means. For further details refer to the relevant microcontroller hardware manual.


Figure 4-5 External Device Access Timing (1) Read Timing


Figure 4-6 External Device Access Timing (2) Write Timing


[^0]:    Notes

    1. The source operand <EAs> must be located at an even address.
    2. In machine language, MOV.L @ER7+, ERd is identical to POP.L ERd.
[^1]:    Notes

[^2]:    Notes: *1 The number of states is the number of states required for execution when the instruction and its operands are located in on-chip memory. For other cases see section 2.6, Number of States Required for Execution.
    *2 n is the value set in register R 4 L or R 4 .
    1 Set to 1 when a carry or borrow occurs at bit 11; otherwise cleared to 0 .
    Set to 1 when a carry or borrow occurs at bit 27; otherwise cleared to 0.
    Retains its previous value when the result is zero; otherwise cleared to 0.
    Set to 1 when the adjustment produces a carry; otherwise retains its previous value.
    5 The number of states required for execution of an instruction that transfers data in synchronization with the E clock is
    6 Set to 1 when the divisor is negative; otherwise cleared to 0 . Set to 1 when the divisor is zero; otherwise cleared to 0.

    8 Set to 1 when the quotient is negative; otherwise cleared to 0 .

[^3]:    Notes: 1. r is a register field.
    2. aa is an absolute address field.

