# Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp. 

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note : Mitsubishi Electric will continue the business operations of high frequency \& optical devices and power devices.

Renesas Technology Corp. Customer Support Dept.
April 1, 2003

# MITSUBISHI 16-BIT SINGLE-CHIP MICROCOMPUTER 7700 Family / 7900 Series 

## 7900 Series

Software Manual

- Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.
- Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts or circuit application examples contained in these materials.
- All information contained in these materials, including product data, diagrams and charts, represent information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.
- Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of JAPAN and/or the country of destination is prohibited.
- Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.



## Preface

This manual describes the software of the Mitsubishi CMOS 16-bit microcomputers, the 7900 Series. After reading this manual, the users will be able to understand the instruction set and the features about software of the 7900 Series, so that they can utilize their capabilities fully.

## Table of contents

CHAPTER 1. DESCRIPTION
CHAPTER 2. CENTRAL PROCESSING UNIT (CPU)
2.1 Central processing unit ..... 2-2
2.1.1 Accumulator (Acc) ..... 2-3
2.1.2 Index register $X(X)$ ..... 2-3
2.1.3 Index register $\mathrm{Y}(\mathrm{Y})$ ..... 2-3
2.1.4 Stack pointer (S) ..... 2-4
2.1.5 Program counter (PC) ..... 2-5
2.1.6 Program bank register (PG) ..... 2-5
2.1.7 Data bank register (DT) ..... 2-6
2.1.8 Direct page register 0 to 3 (DPR0 to DPR3) ..... 2-6
2.1.9 Processor status register (PS) ..... 2-8
2.2 Access space ..... 2-10
2.3 Addressing modes ..... 2-11
2.3.1 Overview ..... 2-11
2.3.2 Explanation of addressing modes ..... 2-11
CHAPTER 3. HOW TO USE 7900 SERIES INSTRUCTIONS
3.1 Memory access ..... 3-2
3.1.1 Direct addressing ..... 3-2
3.1.2 Absolute addressing and Absolute long addressing ..... 3-2
3.1.3 Indirect addressing and Indirect long addressing ..... 3-2
3.2 Direct page registers (DPR0-DPR3) ..... 3-4
3.38 - and 16-bit data processing ..... 3-5
3.4 Index registers X and Y ..... 3-6
3.5 Branch instructions ..... 3-7
CHAPTER 4. INSTRUCTIONS
4.1 Instruction set ..... 4-2
4.2 Description of each instruction ..... 4-9
4.3 Notes on software development ..... 4-230
4.3.1 Instruction execution cycles. ..... 4-230
4.3.2 Status of flags $m$ and $x$ ..... 4-230
4.3.3 Tips for data area location ..... 4-230
4.3.4 Performing arithmetic operations in decimal ..... 4-230
APPENDIX
Appendix 1, 7900 Series machine instructions ..... 5-2
Appendix 2 Hexadecimal instruction code tables ..... 5-44

## CHAPTER <br> 1 <br> DESCRIPTION

## DESCRIPTION

The 7900 Series is upper compatible with the conventional 7700 Family.
The following outlines the features of the 7900 Series:

- Source-level-compatible with the conventional 7700 Family. (e.g., 7700 and 7751 Series).
- Whereas the 7700 and 7751 Series respectively support 103 and 109 instructions, the 7900 Series has its instruction set expanded to 203 instructions. The following instructions have been added:
(i) 32-bit operation instructions
(ii) 8-bit-data-dedicated instructions
(iii) Memory-to-memory data transfer instructions
(iv) Zero-clear instructions for register and memory
(v) Add/Subtract without-carry instructions
(vi) Add/Subtract instructions for stack pointer
(vii) OR, AND, and EOR instructions for memory
(viii) Compare instructions for memory
(ix) Signed conditional branch instructions
(x) Compare \& Conditional branch instructions
(xi) Decrement \& Conditional branch instructions
(xii) PC relative subroutine call instructions

Thanks to its expanded instruction set, the 7900 Series allows program sizes to be reduced by 20 to $30 \%$ on the average from the conventional 7700 Family.

- 16 Mbytes of memory space. Various addressing modes for accessing this memory space are available.
- A 64-Kbyte space from $000000_{16}$ to 00FFFF ${ }_{16}$ can be accessed at high speed by an instruction which has a small number of bytes. The 7900 Series has 4 direct page registers that can be used for this purpose.
- Reduced instruction execution cycles than the conventional 7700 Family.


# CMAPTER 2 CENTRAL PROCESSING UNIT (CPU) 

2.1 Central processing unit (CPU)
2.2 Memory space
2.3 Addressing modes

## CENTRAL PROCESSING UNIT (CPU)

### 2.1 Central processing unit (CPU)

### 2.1 Central processing unit

The CPU (Central Processing Unit) has 13 registers as shown in Figure 2.1.1.


Fig. 2.1.1 CPU registers structure

# CENTRAL PROCESSING UNIT (CPU) 

### 2.1 Central processing unit

### 2.1.1 Accumulator (Acc)

Accumulators A and B are available. Also, accumulators A and B can be connected in series for use as a 32-bit accumulator (accumulator E).
(1) Accumulator A (A)

Accumulator $A$ is the main register of the microcomputer. The transaction of data such as calculation, data transfer, and input/output are performed mainly through accumulator A. It consists of 16 bits, and the low-order 8 bits can also be used separately. The data length flag ( $m$ ) determines whether the register is used as a 16 -bit register or as an 8 -bit register. Flag $m$ is a part of the processor status register which is described later. When an 8 -bit register is selected, only the low-order 8 bits of accumulator A are used and the contents of the high-order 8 bits is unchanged.
(2) Accumulator $B$ (B)

Accumulator $B$ is a 16 -bit register with the same function as accumulator $A$. Accumulator $B$ can be used instead of accumulator $A$. The use of accumulator $B$, however except for some instructions, requires more instruction bytes and execution cycles than that of accumulator $A$. Accumulator $B$ is also controlled by the data length flag (m) just as in accumulator $A$.

## (3) Accumulator E (E)

This 32-bit accumulator consists of accumulator A for low-order 16 bits and accumulator B for highorder 16 bits. This accumulator is used for instructions that handle 32-bit data. It is not controlled by flag $m$.

### 2.1.2 Index register $X(X)$

Index register $X$ consists of 16 bits and the low-order 8 bits can also be used separately. The index register length flag ( $x$ ) determines whether the register is used as a 16-bit register or as an 8-bit register. Flag $x$ is a part of the processor status register which is described later. When an 8 -bit register is selected, only the low-order 8 bits of index register $X$ are used and the contents of the high-order 8 bits is unchanged. In an addressing mode in which index register $X$ is used as an index register, the address obtained by adding the contents of this register to the operand's contents is accessed.

In the MVP, MVN or RMPA instruction, index register X is used, also.

### 2.1.3 Index register $Y(Y)$

Index register $Y$ is a 16-bit register with the same function as index register $X$. Just as in index register $X$, the index register length flag ( x ) determines whether this register is used as a 16-bit register or as an 8 -bit register.

## CENTRAL PROCESSING UNIT (CPU)

### 2.1 Central processing unit (CPU)

### 2.1.4 Stack pointer (S)

The stack pointer $(S)$ is a 16-bit register. It is used for a subroutine call or an interrupt. It is also used when addressing modes using the stack are executed. The contents of $S$ indicate an address (stack area) for storing registers during subroutine calls and interrupts. Bank 016 is specified for the stack area. (Refer to "2.2 Memory space."
When an interrupt request is accepted, the microcomputer stores the contents of the program bank register (PG) at the address indicated by the contents of $S$ and decrements the contents of $S$ by 1 . Then the contents of the program counter (PC) and the processor status register (PS) are stored. The contents of $S$ after accepting an interrupt request is equal to the contents of $S$ decremented by 5 before accepting of the interrupt request. (Refer to Figure 2.1.2.)
When completing the process in the interrupt routine and returning to the original routine, the contents of registers stored in the stack area are restored into the original registers in the reverse sequence (PS $\rightarrow \mathrm{PC} \rightarrow \mathrm{PG}$ ) by executing the RTI instruction. The contents of $S$ is returned to the state before accepting an interrupt request.
The same operation is performed during a subroutine call, however, the contents of PS is not automatically stored. (The contents of PG may not be stored. This depends on the addressing mode.)
During interrupts or subroutine calls, the other registers are not automatically stored. Therefore, if the contents of these registers need to be held on, be sure to store them by software.
Additionally, the S's contents become "OFFF16" at reset. The stack area changes when subroutines are nested or when multiple interrupt requests are accepted. Therefore, make sure of the subroutine's nesting depth not to destroy the necessary data.


Fig. 2.1.2 Contents of stack area after accepting interrupt request

# CENTRAL PROCESSING UNIT (CPU) 

### 2.1 Central processing unit

### 2.1.5 Program counter (PC)

The program counter is a 16-bit counter that indicates the low-order 16 bits of the address ( 24 bits) at which an instruction to be executed next (in other words, an instruction to be read out from an instruction queue buffer next) is stored. The contents of the high-order program counter (PCH) become "FF16," and the low-order program counter (PCL) becomes "FE16" at reset. The contents of the program counter becomes the contents of the reset's vector address (addresses FFFE16, FFFF16) just after reset.
Figure 2.1 .3 shows the program counter and the program bank register.

| (b23) b7 | $\begin{aligned} & \text { (b16) } \\ & \text { b0 b15 } \end{aligned}$ |  | b8 b7 |  | b0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PG |  | PCH |  | PCL |  |

Fig. 2.1.3 Program counter and program bank register

### 2.1.6 Program bank register (PG)

The memory space is divided into units of 64 Kbytes. This unit is called "bank." (Refer to " 2.2 Memory space.")
The program bank register is an 8-bit register that indicates the high-order 8 bits of the address (24 bits) at which an instruction to be executed next (in other words, an instruction to be read out from an instruction queue buffer next) is stored. These 8 bits indicate a bank.
When a carry occurs after adding the contents of the program counter or adding the offset value to the contents of the program counter in the branch instruction and others, the contents of the program bank register is automatically incremented by 1 . When a borrow occurs after subtracting the contents of the program counter, the contents of the program bank register is automatically decremented by 1. Therefore, there is no need to consider bank boundaries during programming, usually.
This register is cleared to " 0016 " at reset.

## CENTRAL PROCESSING UNIT (CPU)

### 2.1 Central processing unit (CPU)

### 2.1.7 Data bank register (DT)

The data bank register is an 8-bit register. In the following addressing modes using the data bank register, the contents of this register is used as the high-order 8 bits (bank) of a 24 -bit address to be accessed.

Use the LDT instruction when setting a value to this register.
This register is cleared to " 0016 " at reset.

- Addressing modes using data bank register
-Direct indirect
-Direct indexed $X$ indirect
-Direct indirect indexed Y
- Absolute
- Absolute indexed X
- Absolute indexed Y
- Absolute bit relative
- Stack pointer relative indirect indexed $Y$
-Multiplied accumulation


### 2.1.8 Direct page register 0 to 3 (DPRO to DPR3)

The direct page register is a 16-bit register. The direct page registers (hereafter called the "DPRn") have been enhanced from the conventional 7700 Family.
These registers are used to access the 64-Kbyte space in bank 0 efficiently.
The direct page register select bit of processor mode register 1 determines whether to use DPR0 only or DPR0 through DPR3. The function of this bit is described below.

Table 2.1.1 Direct page register selection

|  | Direct page register select bit |  |
| :--- | :---: | :---: |
|  | 0 | 1 |
| DPRn that can be used | DPR0 | DPR0 to DPR3 |
| Block size accessible from DPRn as base address | 256 bytes | 64 bytes |
| Remarks | Compatible with conventional 7700 Family | - |

Note : Once the direct page register select bit is set, do not change its value.

## CENTRAL PROCESSING UNIT (CPU)

### 2.1 Central processing unit



Fig. 2.1.4 Direct page area selection example

When the contents of low-order 8 bits of the direct page register is " 0016 ," the number of cycles required to generate an address is smaller by 1 than the number when its contents are not "0016." Accordingly, the access efficiency can be enhanced in this case.
This register is cleared to " 000016 " at reset.

- Addressing modes using direct page register
- Direct
-Direct indexed $X$
-Direct indexed Y
-Direct indirect
-Direct indexed $X$ indirect
-Direct indirect indexed Y
-Direct indirect long
-Direct indirect long indexed Y
-Direct bit relative


## CENTRAL PROCESSING UNIT (CPU)

### 2.1 Central processing unit (CPU)

### 2.1.9 Processor status register (PS)

The processor status register is an 11-bit register.
Figure 2.1.5 shows the structure of the processor status register.

| b15 | b14 | b13 | b12 | b11 | b10 | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | | Processor staus |
| :--- |
| register (PS) |

Note: Bits 15 to 11 are always " 0 " when reading. And fix each of bits 15-11 to "0" when the contents of PS is changed.

Fig. 2.1.5 Processor status register structure
(1) Bit 0: Carry flag (C)

It retains a carry or a borrow generated in the arithmetic and logic unit (ALU) during an arithmetic operation. This flag is also affected by shift and rotate instructions.
Use the SEC or SEP instruction to set this flag to "1", and use the CLC or CLP instruction to clear it to " 0 ".
The contents of this flag is undefined at reset.
(2) Bit 1: Zero flag (Z)

It is set to " 1 " when the result of an arithmetic operation or data transfer is " 0 ," and cleared to " 0 " when otherwise. This flag is invalid in the decimal mode addition.
Use the SEP instruction to set this flag to "1," and use the CLP instruction to clear it to "0."
The contents of this flag is undefined at reset.
(3) Bit 2: Interrupt disable flag (I)

It disables all maskable interrupts. Interrupts are disabled when this flag is "1." When an interrupt request is accepted, this flag is automatically set to "1" to avoid multiple interrupts. Use the SEI or SEP instruction to set this flag to "1," and use the CLI or CLP instruction to clear it to "0." This flag is set to "1" at reset.
(4) Bit 3: Decimal mode flag (D)

It determines whether addition and subtraction are performed in binary or decimal. Binary arithmetic is performed when this flag is " 0 ." When it is " 1 ," decimal arithmetic is performed with each 8 -bit treated as 2-digit decimal (at $m=1$ ) or each 16-bit treated as 4-digit decimal (at $m=0$ ). Decimal adjust is automatically performed. Decimal operation is possible only with the ADC, ADCB, SBC and SBCB instructions. Use the SEP instruction to set this flag to "1," and use the CLP instruction to clear it to "0." This flag is cleared to "0" at reset.
(5) Bit 4: Index register length flag (x)

It determines whether each of index register $X$ and index register $Y$ is used as a 16-bit register or an 8 -bit register. That register is used as a 16 -bit register when this flag is " 0 ," and as an 8 -bit register when it is " 1 " (Note). Use the SEP instruction to set this flag to " 1 ," and use the CLP instruction to clear it to " 0 ." This flag is cleared to " 0 " at reset.

Note: When transferring data between registers which are different in bit length, the data is transferred with the length of the destination register, but except for the TXA, TYA, TXB, TYB, and TXS instructions.

# CENTRAL PROCESSING UNIT (CPU) 

### 2.1 Central processing unit

(6) Bit 5: Data length flag (m)

It determines whether to use data as a 16-bit unit or as an 8-bit unit. A data is treated as a 16-bit unit when this flag is " 0 ," and as an 8 -bit unit when it is " 1 " (Note).
Use the SEM or SEP instruction to set this flag to "1," and use the CLM or CLP instruction to clear it to "0." This flag is cleared to "0" at reset.

Note: When transferring data between registers which are different in bit length, the data is transferred with the length of the destination register, but except for the TXA, TYA, TXB, TYB, and TXS instructions.
(7) Bit 6: Overflow flag (V)

It is used when adding or subtracting with a word regarded as signed binary. The overflow flag is set to " 1 " when the result of addition or subtraction exceeds the range between -2147483648 and +2147483647 (when 32-bit length operation), the range between -32768 and +32767 (when 16-bit length operation), or the range between -128 and +127 (when 8 -bit length operation).
The overflow flag is also set to " 1 " when the result of division exceeds the length of the register which will store the result, in the DIV or DIVS instruction. This flag is invalid in the decimal mode. Use the SEP instruction to set this flag to "1," and use the CLV or CLP instruction to clear it to "0."
The contents of this flag is undefined at reset.
(8) Bit 7: Negative flag (N)

It is set to " 1 " when the result of arithmetic operation or data transfer is negative. (The most significant bit of the result is " 1. ") It is cleared to " 0 " in all other cases. This flag is invalid in the decimal mode. Use the SEP instruction to set this flag to "1," and use the CLP instruction to clear it to "0." The contents of this flag is undefined at reset.
(9) Bits 10 to 8: Processor interrupt priority level (IPL)

These 3 bits can determine the processor interrupt priority level to one of levels 0 to 7. The interrupt is enabled when the interrupt priority level of a required interrupt, which is set in each interrupt control register, is higher than IPL. When an interrupt request is accepted, IPL is stored in the stack area, and IPL is replaced by the interrupt priority level of the accepted interrupt request.
There are no instruction to directly set or clear the bits of IPL. IPL can be changed by storing the new IPL into the stack area and updating the processor status register with the PUL or PLP instruction. The contents of IPL is cleared to "0002" at reset.

## CENTRAL PROCESSING UNIT (CPU)

### 2.2 Access space

### 2.2 Access space

The memory space of the 7900 Series is a 16 -Mbyte space from addresses $0_{16}$ to FFFFFF ${ }_{16}$. (Refer to the Figure 2.2.1.) However, addresses FF0000 ${ }_{16}$ to FFFFFF $_{16}$ cannot be used because this area is reserved. A 24-bit address is generated by combination of the program counter (PC), which is 16 bits of structure, and the program bank register (PG), which is 8 bits of structure. The memory space of the 7900 Series is divided into units of 64 Kbytes. This unit is called "bank." The PG indicates the bank number.
The memory and I/O devices are assigned in the same access space. Accordingly, it is possible to perform transfer and arithmetic operations using the same instructions without discrimination of the memory from I/O devices.


Fig. 2.2.1 7900 Series's access space

## ADDRESSING MODES

### 2.3 Addressing modes

### 2.3 Addressing modes

### 2.3.1 Overview

To execute an instruction, when the data required for the operation is retrieved from a memory or the result of the operation is stored to it, it is necessary to specify the address of the memory location in advance. Address specification is also necessary when the control is to jump to a certain memory address during program execution. Addressing means the method of specifying the memory address.
The memory access of the 7900 Series microcomputers is reinforced with 27 different addressing modes.

### 2.3.2 Explanation of addressing modes

Each addressing mode is explained on the corresponding page indicated below:
Implied addressing mode (IMP) ..... 2-12
Immediate addressing mode (IMM) ..... 2-13
Accumulator addressing mode (A) ..... 2-15
Direct addressing mode (DIR). ..... 2-16
Direct indexed $X$ addressing mode (DIR,X) ..... 2-19
Direct indexed $Y$ addressing mode (DIR,Y) ..... 2-22
Direct indirect addressing mode ((DIR)) ..... 2-23
Direct indexed X indirect addressing mode ((DIR,X)) ..... 2-25
Direct indirect indexed Y addressing mode ((DIR, Y)) ..... 2-28
Direct indirect long addressing mode (L (DIR), ..... 2-31
Direct indirect long indexed Y addressing mode (L (DIR), Y) ..... 2-33
Absolute addressing mode (ABS) ..... 2-36
Absolute indexed $X$ addressing mode (ABS, X) ..... 2-39
Absolute indexed Y addressing mode (ABS, Y) ..... 2-42
Absolute long addressing mode (ABL) ..... 2-45
Absolute long indexed $X$ addressing mode (ABL, X) ..... 2-47
Absolute indirect addressing mode ((ABS)) ..... 2-49
Absolute indirect long addressing mode (L (ABS)) ..... 2-50
Absolute indexed X indirect addressing mode ((ABS,X)) ..... 2-51
Stack addressing mode (STK) .....  2-52
Relative addressing mode (REL) ..... 2-55
Direct bit relative addressing mode (DIR,b,R) ..... 2-56
Absolute bit relative addressing mode (ABS,b,R) ..... 2-58
Stack pointer relative addressing mode (SR) ..... 2-60
Stack pointer relative indirect indexed Y addressing mode ((SR), Y ) ..... 2-61
Block transfer addressing mode (BLK) ..... 2-64
Multiplied accumulation addressing mode (Multiplied accumulation) .....  2-66

Note: Unless otherwise noted, in each explanation diagram for the addressing mode of which name includes "direct," "Direct page register" means DPRO only.

## Implied

Mode : Implied addressing mode

Function : These instructions do not have an operand in the mnemonic.


## Immediate

Mode : Immediate addressing mode

Function : These instructions operate with a register and a immediate value.


## Immediate



## Accumulator

Mode : Accumulator addressing mode

Function : These instructions manipulate the contents of an accumulator.

| ex. : Mnemonic | Machine code |
| :---: | :--- |
| ROL A | $13_{16}$ |
| $\left(m={ }^{\prime \prime} 1\right.$ ") |  |



| ex. : Mnemonic | Machine code |
| :---: | :---: |
| ROL A | $13_{16}$ |
| $(m=0 ")$ |  |



## Direct

Mode : Direct addressing mode

Function : The memory contents in bank 0 specified by the result of adding the instruction's operand and the contents of the direct page register are an actual data. However, if the value derived by adding the instruction's operand and the direct page register's content's exceeds the bank 016 range, memory in bank 1 is specified.
The direct page register select bit of processor mode register 1 allows the user to choose one of the following options:

- Use direct page register 0 (DPR0) only.

In this case, specify the offset from DPRO in length of 8 bits.

- Use direct page registers 0 through 3 (DPR0 through 3).

In this case, use the high-order 2 bits of the operand ( 8 bits) to specify the direct page register and the low-order 6 bits to specify the offset.
< Diect addressing mode>


## Direct



## Direct

<Extension direct addressing mode>



## Direct Indexed X

Mode : Direct indexed X addressing mode
Function : The contents of a memory in bank 016 are an actual data. This memory location is specified by the result of adding the instruction's operand, the direct page register's contents and the index register X's contents. When, however, the result of adding the instruction's operand, the direct page register's contents and the index register X's contents exceeds the bank 016 or bank 116 range, the memory location in bank 116 or bank 216 is specified.


## Direct Indexed X



## Direct Indexed X

```
ex. : Mnemonic
```


ex. : Mnemonic LDY 1EH, X ( $\mathrm{x}=$ " 0 ")

Machine code
$41_{16}$ 1B $_{16}$ 1E $_{16}$


## Direct Indexed Y

Mode : Direct indexed Y addressing mode
Function : The contents of a memory in bank 016 are an actual data. This memory location is specified by the result of adding the instruction's operand, the direct page register's contents and the index register Y's contents. When, however, the result of adding the instruction's operand, the direct page register's contents and the index register Y's contents exceeds the bank 016 or bank 116 range, the memory location in bank 116 or bank 216 is specified.

> ex. : Mnemonic
> LDX 02H, Y $\left(x={ }^{\prime} 1 "\right)$

## Machine code

$$
41_{16} \quad 05_{16} \quad 02_{16}
$$


ex. : Mnemonic
LDX 02H, Y ( $\mathrm{x}=\mathrm{"} 0$ ")

Machine code
$41_{16} 05_{16} 02_{16}$


## Direct Indirect

Mode : Direct indirect addressing mode

Function : Specifies a sequence of 2-byte memory in bank 016 by the result of adding the instruction's operand to the direct page register's contents. The contents of the memory location specified by these 2 bytes in bank DT (DT is the data bank register's contents) are an actual data. When, however, the result of adding the instruction's operand to the direct page register's contents exceeds the bank 016 range, the memory location in bank 116 is specified.

| ex. : Mnemonic | Machine code |
| :---: | :---: |
| ADD A, (1EH) | $11_{16} 20{ }_{16} 1 \mathrm{E}_{16}$ |



## Direct Indirect

ex. : Mnemonic
ADD A, (1EH) ( $\mathrm{m}=$ " 0 ")

Machine code
$11_{16} 2016 \mathrm{E}_{16}$


## Direct Indexed X Indirect

Mode : Direct indexed X indirect addressing mode

Function : Specifies a sequence of 2-byte memory in bank 016 by the result of adding the instruction's operand, the direct page register's contents and the index register X's contents. The contents of the memory location specified by these bytes in bank DT (DT is the data bank register's contents) are an actual data. When, however, the result of adding the instruction's operand, the direct page register's contents and the index register X's contents exceeds the bank 016 or bank 116 range, the memory location in bank 116 or bank 216 is specified.
ex. : Mnemonic
ADD A, (1EH, X) ( $m=" 1, " x=" 1$ ")

Machine code
$11_{16} 21_{16} 1 \mathrm{E}_{16}$


## Direct Indexed X Indirect



## Direct Indexed X Indirect



## Direct Indirect Indexed Y

Mode : Direct indirect indexed Y addressing mode
Function : Specifies a sequence of 2-byte memory in bank 016 by the result of adding the instruction's operand to the direct page register's contents. The following is an actual data: the contents of the memory location specified by the result of adding the contents of these 2 bytes to the index register Y's contents and the contents of the data bank register. When, however, the result of adding the instruction's operand to the direct page register's contents exceeds the bank 016 range, the memory location in bank 116 is specified. Additionally, if the addition of the memory's contents and the index register Y's contents generates a carry, the value which is 1 larger than the contents of the data bank register indicates the bank.

| ex. : Mnemonic | Machine code |
| :---: | :---: |
| ADD A, (1EH), Y | $11{ }_{16} 28161 \mathrm{E}_{16}$ |
| $(\mathrm{~m}=" 1, " \mathrm{x}=\mathrm{"1})$ |  |



## Direct Indirect Indexed Y



## Direct Indirect Indexed $\mathbf{Y}$



## Direct Indirect Long

Mode : Direct indirect long addressing mode

Function : Specifies a sequence of 3-byte memory in bank 016 by the result of adding the instruction's operand to the direct page register's contents. The contents at the address specified by the contents of these 3 bytes are an actual data. When, however, the result of adding the instruction's operand to the direct page register's contents exceeds the bank 016 range, the memory location in bank 116 is specified. A sequence of 3-byte memory can cross over the bank boundary.



## Direct Indirect Long Indexed Y

Mode : Direct indirect long indexed Y addressing mode
Function : Specifies a sequence of 3-byte memory in bank 016 by the result of adding the instruction's operand to the direct page register's contents. The contents at the address specified by the result of adding the contents of these 3 bytes to the index register Y's contents are an actual data. When, however, the result of adding the instruction's operand to the direct page register's contents exceeds the bank 016 range, the memory location in bank 116 is specified. A sequence of 3 -byte memory can cross over the bank boundary.
$\begin{array}{cr}\text { ex. : Mnemonic } & \text { Machine code } \\ \text { ADD A, } L(1 E H), Y & 11_{16} 29_{16} 1 E_{16} \\ (m=" 1, " x=1 ") & \end{array}$


## Direct Indirect Long Indexed Y



## Direct Indirect Long Indexed Y



## Absolute

Mode : Absolute addressing mode

Function : The following is an actual data: the contents of the memory location specified by the instruction's operands and the contents of the data bank register. Note that, in the cases of the JMP and JSR instructions, the instruction's operands are transferred to the program counter.


## Absolute



## Absolute



Note : Note the branch destination bank in the case where a JMP or a JSR instruction is located near a bank boundary.
$\Rightarrow$ Refer to the description of a JMP/JMPL instruction (Page 4-111).
Refer to the description of a JSR/JSRL instruction (Page 4-112).

## Absolute Indexed X

Mode : Absolute indexed X addressing mode
Function : The following is an actual data: the contents of the memory location specified by the result of adding a 16-bit length numerical value expressed with the instruction's operands to the index register X's contents, and the contents of the data bank register. If, however, the addition of the numerical value expressed with the instruction's operands and the index register X's contents generates a carry, the value which is 1 larger than the contents of the data bank register indicates the bank.
ex. : Mnemonic
ADD A, OAD12H, X ( $m=" 1$," $x=" 1$ ")

Machine code
$2 F_{16}{ }_{12}{ }_{16} A D_{16}$



## Absolute Indexed X



## Absolute Indexed X



## Absolute Indexed Y

Mode : Absolute indexed $Y$ addressing mode

Function : The following is an actual data: the contents of the memory location specified by the result of adding a 16-bit length numerical value expressed with the instruction's operands to the index register Y's contents, and the contents of the data bank register. If, however, the addition of the numerical value expressed with the instruction's operands to the index register Y's contents generates a carry, the value which is 1 larger than the contents of the data bank register indicates the bank.
ex. : Mnemonic
ADD A, 0AD12H, Y ( $m=" 1$," $x=" 1 ")$

Machine code
$11_{16} \quad 26_{16} \quad 12_{16}$ AD $_{16}$

ex. : Mnemonic
ADD A, 0AD12H, Y ( $m=" 1$," $x=" 0 "$ )

Machine code
$11_{16} \quad 26{ }_{16} 12_{16}$ AD ${ }_{16}$
Memory

## Absolute Indexed Y



## Absolute Indexed Y



## Absolute Long

Mode : Absolute long addressing mode

Function : The contents of the memory location specified by the instruction's operands are an actual data. Note that, in the cases of the JMPL and JSRL instructions, the instruction's second and third bytes are transferred to the program counter and the fourth byte is transferred to the program bank register.
ex. : Mnemonic
ADD A, 123456H ( $m=1$ ")

Machine code
$11_{16} 2^{2}{ }_{16} \quad 56{ }_{16} \quad 34_{16} \quad 12_{16}$



## Absolute Long

ex. : Mnemonic
Machine code
AC $_{16} 56_{16} 34_{16} \quad 12{ }_{16}$
JMPL 123456H


## Absolute Long Indexed X

Mode : Absolute long indexed $X$ addressing mode
Function : The following is an actual data: the contents of the memory location specified by the result of adding a numerical value expressed with the instruction's operands to the index register X's contents.


## Absolute Long Indexed X

ex. : Mnemonic
Machine code
ADD A, 123456H, X ( $\mathrm{m}=$ = $1, " \mathrm{x}=$ " 0 ")

ex. : Mnemonic
ADD A, 123456H, X ( $\mathrm{m}=$ " 0 ," $\mathrm{x}=$ " 0 ")

Machine code
$11_{16}$ 2D $_{16} \quad 56_{16} \quad 34_{16} \quad 12_{16}$
Memory


## Absolute Indirect

Mode : Absolute indirect addressing mode
Function : A sequence of 2-byte memory is specified by the instruction's third and fourth bytes in the same program bank. The contents of this 2-byte memory specify the branch destination address within the same program bank.
This addressing mode is used by a JMP instruction.
ex. : Mnemonic
JMP (1400H)

Machine code
$31_{16} 5 \mathrm{C}_{16} 00_{16} 14_{16}$


Note: Note the reference/branch destination bank when an instruction or a reference destination is located near a bank boundary. $\Rightarrow$ Refer to the description of a JMP/JMPL instruction (Page 4-111).

## Absolute Indirect Long

Mode : Absolute indirect long addressing mode
Function : A sequence of 3-byte memory is specified by the instruction's third and fourth bytes in the same program bank. The contents of this 3-byte memory specify the branch destination address. This addressing mode is used by a JMPL instruction.

[^0]Machine code

$$
31_{16} 5 D_{16} \quad 34_{16} \quad 12_{16}
$$



Note: Note the reference destination bank when an instruction is located near a bank boundary.
$\Rightarrow$ Refer to the description of a JMP/JMPL instruction (Page 4-111).

## Absolute Indexed X Indirect

Mode : Absolute indexed X indirect addressing mode
Function : A sequence of 2-byte memory is specified by the result of adding a numerical value expressed with the instruction's second and third bytes to the index register X's contents; the memory bank is specified by program bank register PG at this time. The contents of this 2-byte memory specify the branch destination address.
This addressing mode is used by a JMP and a JSR instructions.

```
ex.: Mnemonic
    JMP (1234H, X)
    (x = "1")
```



Note : Note the reference/branch destination bank in the case of a JMP or a JSR instruction when the instruction or the branch destination address is located near a bank boundary.
$\Rightarrow$ Refer to the description of a JMP/JMPL instruction (Page 4-111).
Refer to the description of a JSR/JSRL instruction (Page 4-112).

## Stack

Mode : Stack addressing mode
Function : The contents of a register or others are stored to or restored from the memory of which location is specified by the stack pointer; this memory is called "stack area." The stack area is set in bank 016.
ex. : Mnemonic
PHA
$(m=" 1 ")$

ex. : Mnemonic
PHA
( $\mathrm{m}=\mathrm{"} 0$ ")

ex. : Mnemonic
PHD

Machine code


## Stack

ex. : Mnemonic
Machine code
PEA \#1234H
$31{ }_{16} 4 \mathrm{C}_{16} 34_{16} 12_{16}$

ex. : Mnemonic
PEI 12H
Machine code
$31_{16} 4 \mathrm{~B}_{16} 12_{16}$


## Stack

ex. : Mnemonic
PER \#1234H


## Relative

Mode : Relative addressing mode
Function : Branches to the address specified by the result of adding the program counter's contents to the instruction's second byte. In the case of a long branch with the BRA instruction, the instruction's second and third bytes are added to the program counter's contents as a 15-bit signed numerical value. In the case of the BSR instruction, the instruction's 3 bits of the first byte and the second byte are added to the program counter's contents as a 11 -dit signed numerical value. If the addition generates a carry or a borrow, 1 is added to or subtracted from the program bank register.
ex. : Mnemonic
Machine code
BCC * -12
90 ${ }_{16}$ F4 ${ }_{16}$


Branches to the address *-12 when the carry flag ( C ) is " 0 ."


Advances to the address * when the carry flag (C) is "1."


## Direct Bit Relative

Mode : Direct bit relative addressing mode
Function : • BBC and BBS instructions
Specifies the memory location in bank 016 by the result of adding the instruction's third byte to the direct page register's contents; specifies the multiple bits' position in that memory by the bit pattern of the instruction's fourth and fifth bytes (when the m flag is "1," the fourth byte only). Then, when the specified bits all satisfy the branching conditions, branches to the address specified by the result of adding the instruction's sixth byte (or when the m flag is "1," the fifth byte) as a signed numerical value to the program counter's contents. When, however, the result of adding the instruction's second byte to the direct page register's contents exceeds the bank 016 range, the memory location in bank 116 is specified.

- BBCB and BBSB instructions

Specifies the memory location in bank 016 by the result of adding the instruction's second byte to the direct page register's contents; specifies the multiple bits' position in that memory by the bit pattern of the instruction's third byte. Then, when the specified bits all satisfy the branching conditions, branches to the address specified by the result of adding the instruction's fourth byte as a signed numerical value to the program counter's contents. When, however, the result of adding the instruction's second byte to the direct page register's contents exceeds the bank 016 range, the memory location in bank 116 is specified.


Note: Whether to branch or not depends on the branching conditions.

## Direct Bit Relative



Note: Whether to branch or not depends on the branching conditions.

## Absolute Bit Relative

Mode : Absolute bit relative addressing mode
Function : • BBC and BBS instructions
Specifies the memory location by the instruction's third and fourth bytes and the contents of the data bank register; specifies the multiple bits' position in that memory by the bit pattern of the instruction's fifth and sixth bytes (when the $m$ flag is " 1 ," the fifth byte only). Then, when the specified bits all satisfy the branching conditions, branches to the address specified by the result of adding the instruction's seventh byte (or when the $m$ flag is " 1 ," the sixth byte) as a signed numerical value to the program counter's contents.

- BBCB and BBSB instructions

Specifies the memory location by the instruction's second and third bytes and the contents of the data bank register; specifies the multiple bits' position in that memory by the bit pattern of the instruction's fourth byte. Then, when the specified bits all satisfy the branching conditions, branches to the address specified by the result of adding the instruction's fifth byte as a signed numerical value to the program counter's contents.

```
ex. : Mnemonic 
```

                                    (Branch) (Note)
                                    Memory
    

Note: Whether to branch or not depends on the branching conditions.

## Absolute Bit Relative



Note: Whether to branch or not depends on the branching conditions.

## Stack Pointer Relative

Mode : Stack pointer relative addressing mode
Function : The contents of the memory location in bank 016 are an actual data. This memory is specified by the result of adding the instruction's operand to the stack pointer's contents. When, however, the result of adding the instruction's operand to the stack pointer's contents exceeds the bank 016 range, the memory location in bank 116 is specified.
ex. : Mnemonic Machine code
ADD A, 02H, S $11_{16} 23_{16} 02_{16}$ ( $m=1 "$ ")

ex. : Mnemonic
Machine code
ADD A, 02H, S $111_{16} 231602{ }_{16}$ ( $m=00$ ")


## Stack Pointer Relative Indirect Indexed Y

Mode : Stack pointer relative indirect indexed $Y$ addressing mode

Function : Specifies a sequence of 2-byte memory by the result of adding the instruction's operand to the stack pointer's contents. The contents of the memory location specified by the above addition are added to the index register Y's contents. The result of second addition and the contents of data bank register DT indicate the memory location which contents an actual data. If, however, the result of adding the contents of that sequence of 2-byte memory to the index register Y's contents generates a carry, the value which is 1 larger than the contents of the data bank register DT indicates the bank.

```
ex.:Mnemonic Machine code
    ADD A, (1EH, S), Y 1116 2416 1E E16
    (m = "1," x = "1")
```



## Stack Pointer Relative Indirect Indexed Y



## Stack Pointer Relative Indirect Indexed Y



## Block Transfer

Mode : Block transfer addressing mode
Function : Specifies the transfer destination data bank by the instruction's third byte, and specifies the transfer destination address within the data bank by the index register Y's contents. Specifies the transfer source data bank by the instruction's fourth byte, and specifies the address of transfer data within the data bank by the index register X's contents. The accumulator A's contents are the number of bytes to be transferred. At termination of transfer, the data bank register's contents specify the transfer destination data bank.

- MVN instruction

The MVN instruction is used for transfer toward lower addresses. In this case, the contents of index registers $X$ and $Y$ are incremented each time data is transferred.

- MVP instruction

The MVP instruction is used for transfer toward higher addresses. In this case, the contents of index registers $X$ and $Y$ are decremented each time data is transferred. The transfer data can cross over the bank boundary.


## Block Transfer



Note : For block transfer instructions, the number of bytes to be transferred and the range can be specified as transfer source/destination addresses change with the state of the $m$ and $x$ flags. However, the transfer unit is unaffected. The transfer unit is "word" (16 bits). However, only 1 byte is transferred when transferring the last byte at odd-byte transfer.

## Multiplied accumulation

Mode : Multiplied accumulation addressing mode
Function : The following is a multiplicand and a multiplier: the contents of the memory location specified by the contents of index registers X and Y , and the data bank register's contents. The instruction's third byte is the repeat number of arithmetic operation. The contents of index registers X and Y are incremented each time the addition of the contents of accumulators B and A to the multiplication result finishes. Accordingly, the contents of index registers $X$ and $Y$ specify the next address where the multiplicand and the multiplier are read at last.
Allocate a multiplicand and a multiplier within the same bank and do not cross them over the bank boundary.
Set index register length flag $x$ to " 0 " before executing this instruction. This addressing mode is used by an RMPA instruction.


## Multiplied accumulation



## CHAPTER <br> HOW TO USE <br> 7900 SERIES INSTRUCTIONS

3.1 Memory access
3.2 Direct page registers (DPR0-DPR3)
3.3 - and 16-bit data processing
3.4 Index registers X and Y
3.5 Branch instructions

## HOW TO USE 7900 SERIES INSTRUCTIONS

### 3.1 Memory access

### 3.1 Memory access

Memory access modes are typically classified into the following 3 categories:

- Direct addressing
- Absolute addressing and Absolute long addressing
- Indirect addressing and Indirect long addressing

Their features are described below.

### 3.1.1 Direct addressing

- Each instruction has a length of 2 or 3 bytes.
- Reduced number of consumed instruction execution cycles.
- A block (within bank 0: addresses $000000_{16}$-00FFFFF ${ }_{16}$ ) of which base address is specified by DPRn is addressable.
(i) Direct page register select bit is " 0 ":

Block size $=256$ bytes
(ii) Direct page register select bit is "1":

Block size $=64$ bytes
When a sum of DPRn's contents and an offset value exceeds the bank boundary, however, access over the boundary is enabled.

### 3.1.2 Absolute addressing and Absolute long addressing

(1) Absolute addressing

- Each instruction has a length of 3 or 4 bytes.
- A 64-Kbyte space (a bank within addresses $000000_{16}$-FFFFFF $_{16}$ ) is addressable, where the highorder 8 bits of 24-bit address are specified by DT. For the JMP and JSR instructions, however, these high-order 8 bits are specified by PG.
(2) Absolute long addressing
- Each instruction has a length of 4 or 5 bytes.
- Addresses $000000_{16}$-FFFFFF ${ }_{16}$ are addressable. All of 24 bits of the address are directly specified.


### 3.1.3 Indirect addressing and Indirect long addressing

(1) Direct indirect addressing

- Each instruction has a length of 2 or 3 bytes.
- 16-bit pointer data is placed in the space specified by DPRn, and the specified memory is accessed.
- A 64-KB space (a bank within addresses $000000_{16}-$ FFFFFF $_{16}$ ) is addressable, where the highorder 8 bits of 24-bit address are specified by DT.
(2) Direct indirect long addressing
- Each instruction has a length of 2 or 3 bytes.
- 24-bit pointer data is placed in the space specified by DPRn, and the specified memory is accessed.
- An address within the $16-$ Mbyte space (addresses $000000_{16}-F F F F F F_{16}$ ) is addressable.


## HOW TO USE 7900 SERIES INSTRUCTIONS

3.1 Memory access

## (3) Absolute indirect addressing

- This addressing mode can be used only for the indirect branch and indirect subroutine call instructions.
- Each instruction has a length of 3 or 4 bytes.
- 16-bit pointer data is placed in the space specified by PG, and the specified memory is accessed.
- A 64-KB space (a bank within addresses $000000_{16}-$ FFFFFF ${ }_{16}$ ) is addressable, where the highorder 8 bits of 24 -bit address are specified by PG.
(4) Absolute indirect long addressing
- This addressing mode can be used only for the indirect branch instruction.
- Each instruction has a length of 3 or 4 bytes.
- 24-bit pointer data is placed in the space specified by PG, and the specified memory is accessed.
- Any address of the 16 -Mbyte space (addresses $000000_{16}-$ FFFFFF $_{16}$ ) is addressable.

Figure 3.1.1 shows a usage example of indirect addressing mode.
Here, the data of the pointers pointing to memory areas are processed in the program, and the results are referenced as effective addresses.


Fig. 3.1.1 Usage example of indirect addressing mode: block transfer
The 7900 Series also provides many other useful addressing modes. For details, refer to section " 2.3 Addressing modes."

## HOW TO USE 7900 SERIES INSTRUCTIONS

### 3.2 Direct page registers (DPRO-DPR3)

### 3.2 Direct page registers (DPR0-DPR3)

The 7900 Series provides more enhanced direct addressing modes than those of the conventional 7700 Family. These powerful addressing modes greatly improve programming efficiency, especially in a range of addresses 000000 ${ }_{16}$-00FFFF ${ }_{16}$.
In the 7900 Series, just after a reset, only DPR0 can be used. When the direct page register select bit of the processor mode register 1 is set to "1," however, direct page registers DPR0-DPR3 can be used. Figure 3.2.1 shows an usage example of DPR0-DPR3.
In the conventional 7700 Family, since only one direct page register can be used, it is required to frequently change the contents of the direct page register for efficient memory access using direct page addressing mode. On the contrary, the 7900 Series does not need such a procedure as in the conventional 7700 Family because it can assign a direct page register to each base address of each block.


Fig. 3.2.1 Usage example of DPR0-DPR3

## HOW TO USE 7900 SERIES INSTRUCTIONS

### 3.3 8- and 16-bit data processing

In the conventional 7700 Family, the same machine code is assigned to an 8 - and its corresponding 16-bit instruction in order to reduce program size, so that it is necessary to specify whether 8- or 16-bit data is processed, by using flags $m$ and $x$. The 7900 Series incorporates new instructions with the conventional instructions. These new instructions enable 8-bit operation independent of flags $m$ and $x$. By using these new instructions, 8-bit data can be processed while flags are set for 16-bit data length, preventing an overhead generated by setting flags. Figure 3.3.1 shows an 8 -bit operation example.

$$
\begin{aligned}
\text { CLP } m, x & \leftarrow \\
& \text { Sets flags } m \text { and } x \text { to " } 0 . " \\
& \text { (16-bit data length selected) }
\end{aligned}
$$



STAB A, store_addr $\leftarrow$ 8-bit data processing


Note: LDAB, LDXB, and LDYB instructions perform "extension zero" operation for 8-bit data which is indicated by the operand, and then load it to the accumulator as 16-bit data.

Fig. 3.3.1 8-bit operation example

When executing the instructions that require the data length setting by flags $m$ and $x$, the number of bytes or execution cycles is affected by this setting. For details, refer to section "4.2 Description of each instruction" or "Appendix 1. 7900 Series machine instructions."

## HOW TO USE 7900 SERIES INSTRUCTIONS

### 3.4 Index registers $X$ and $Y$

### 3.4 Index registers $X$ and $Y$

The contents of index register X or Y facilitate to specify an effective address. For example, the direct indexed X addressing mode is described below. Refer to section "2.3 Addressing modes" for details.

## <Example> Direct indexed X addressing mode

A sum of the instruction's operand, the contents of a direct page register, and the contents of index register X indicates a memory location in bank 0 . The contents in this memory location are data to be processed. However, when the above sum exceeds the boundary of bank 0 or bank 1, a memory location in bank 1 or bank 2 is specified, respectively.

Example: Mnemonic

$$
\begin{aligned}
& \text { ADD A, 1EH, X } \\
& (m=0, x=0)
\end{aligned}
$$

Machine code
$2 \mathrm{~B}_{16} 1 \mathrm{E}_{16}$


## HOW TO USE 7900 SERIES INSTRUCTIONS

### 3.5 Branch instructions

The branch instructions are classified into the following 6 categories:
(1) Relative branch
(2) Absolute branches (absolute and absolute long)
(3) Indirect branches (absolute indirect and absolute indirect long)
(4) Relative subroutine call
(5) Absolute subroutine calls (absolute and absolute long)
(6) Indirect subroutine call (absolute Indexed X indirect)

Relative branch and relative subroutine call instructions have the following features:

- Each instruction has a length of 2 or 3 bytes.
- Program area can be reallocated dynamically during program execution.
- Addresses to which the program can branch are limited within a specified range. Refer to section " 4.2 Description of each instruction" for details.


## Examples:

(i) BRA instruction $\cdots$ Within a range of -128 to +127 referenced to PC just after instruction execution
(ii) BRAL instruction ... Within a range of -32768 to +32767 referenced to PC just after instruction execution
(iii) BSR instruction ... Within a range of -1024 to +1023 referenced to PC just after instruction execution

On the other hand, absolute branch, absolute subroutine call, indirect branch and indirect subroutine call instructions have the following features:

- Any address within the 16-Mbyte space can be directly specified as a branch destination address (absolute long).
- Any address limited within the 64-Kbyte space (a bank), containing PC being used, also can be specified as a branch destination address. In this case, byte length of an instruction and the number of instruction execution cycles can be reduced. Refer to section "4.2 Description of each instruction" for details.


## Examples:

(i) JMP instruction ... Branches to a 64-Kbyte space specified by PG in which the last byte of an instruction is located.
(ii) JMPL instruction … Branches to a specified address within the 16-Mbyte space.
(iii) JSR instruction … Branches to a 64-Kbyte space specified by PG in which the last byte of an instruction is located. Returns from the branch destination address by the RTS instruction.
(iv) JSRL instruction … Branches to a specified address within the 16-Mbyte space. Returns from the branch destination address by the RTL instruction.
Figure 3.5 .1 shows the branch examples by JMP/JMPL and JSR/JSRL instructions.


Fig. 3.5.1 Branch examples by JMP/JMPL and JSR/JSRL instructions

## CHAPTER INSTRUCTIONS

4.1 Instruction set
4.2 Description of each instruction
4.3 Notes for software development

## INSTRUCTIONS

### 4.1 Instruction set

### 4.1 Instruction set

The 7900 Series CPU uses the instruction set with 203 instructions. Instructions marked by * are the new instructions that have been added to the 7751 Series instruction set. The remarks column shows that a conventional 7700 Family's instruction is included in the corresponding new instruction.

| Category | Instruction | Description | Remarks |
| :---: | :---: | :---: | :---: |
| Load | LDA | Acc $\leftarrow \mathrm{M}$ |  |
|  | * LDAB | Acc $\leftarrow \mathrm{M} 8$ (Extended with "0"s.) |  |
|  | * LDAD | $\mathrm{E} \quad \leftarrow \mathrm{M} 32$ |  |
|  | * LDD n | DPRn $\leftarrow \mathrm{IMM16}$ ( $\mathrm{n}=0$ to 3 . Multiple operations can be specified.) |  |
|  | LDT | DT $\leftarrow \mathrm{IMM8}$ |  |
|  | LDX | $\mathrm{X} \quad \leftarrow \mathrm{M}$ |  |
|  | * LDXB | $\mathrm{X} \quad \leftarrow \mathrm{IMM8}$ (Extended with "0"s.) |  |
|  | LDY | $\mathrm{Y} \quad \leftarrow \mathrm{M}$ |  |
|  | * LDYB | Y $\quad \leftarrow \mathrm{IMM} 8$ (Extended with "0"s.) |  |
| Store | STA | $\mathrm{M} \quad \leftarrow \mathrm{Acc}$ |  |
|  | * STAB | M8 $\leftarrow$ Acc |  |
|  | * STAD | M32 ¢E |  |
|  | STX | $\mathrm{M} \leftarrow \mathrm{X}$ |  |
|  | STY | $\mathrm{M} \quad \leftarrow \mathrm{Y}$ |  |
| Transfer between registers | * TAD n | $\mathrm{DPRn} \leftarrow \mathrm{A}(\mathrm{n}=0$ to 3 ) | including TAD instruction |
|  | TAS | S ¢ $\mathrm{A}^{\text {d }}$ |  |
|  | TAX | $X \quad \leftarrow A$ |  |
|  | TAY | $Y \quad \leftarrow A$ |  |
|  | * TBD n | $\mathrm{DPR} \mathrm{n} \leftarrow \mathrm{B}$ ( $\mathrm{n}=0$ to 3 ) | including TBD instruction |
|  | TBS | $S \quad \leftarrow \mathrm{~B}$ |  |
|  | TBX | $X \quad \leftarrow B$ |  |
|  | TBY | $Y \quad \leftarrow \mathrm{~B}$ |  |
|  | * TDA $n$ | $\mathrm{A} \quad \leftarrow \mathrm{DPRn}(\mathrm{n}=0$ to 3 ) | including TDA instruction |
|  | * TDB $n$ | $\mathrm{B} \quad \leftarrow \mathrm{DPRn}(\mathrm{n}=0$ to 3) | including TDB instruction |
|  | * TDS | S ¢DPR0 |  |
|  | TSA | $\mathrm{A} \leftarrow \mathrm{S}$ |  |
|  | TSB | $B \leftarrow$ S |  |
|  | * TSD | DPR0 $\leftarrow S$ |  |
|  | TSX | $X \quad \leftarrow \mathrm{~S}$ |  |
|  | TXA | $A \leftarrow X$ |  |
|  | TXB | B $\leftarrow$ X |  |
|  | TXS | S $\leftarrow$ ¢ |  |
|  | TXY | $Y \quad \leftarrow \mathrm{X}$ |  |
|  | TYA | $A \leftarrow Y$ |  |
|  | TYB | $B \quad \leftarrow \mathrm{Y}$ |  |
|  | TYX | $\mathrm{X} \quad \leftarrow \mathrm{Y}$ |  |
|  | XAB | $\mathrm{A} \rightleftarrows \mathrm{B}$ |  |


| Category | Instruction | Description | Remarks |
| :---: | :---: | :---: | :---: |
| Transfer between memories | * MOVM | M $\leftarrow$ M | including LDM instruction |
|  | * MOVMB | M8 $\leftarrow$ M8 |  |
|  | * MOVR | M (dest n$) \leftarrow \mathrm{M}$ (source n ) (Multiple operations can be specified.) ( $\mathrm{n}=0$ to 15 ) |  |
|  | * MOVRB | M8(dest n ) $\leftarrow$ M8(source n ) (Multiple operations can be specified.) ( $\mathrm{n}=0$ to 15 ) |  |
| Block transfer | MVN | $M(\mathrm{n}$ to $n+i-1) \leftarrow M(m$ to $m+i-1)$ (i:transfer byte number) |  |
|  | MVP | $M(\mathrm{n}-\mathrm{i}+1$ to n$) \leftarrow \mathrm{M}(\mathrm{m}-\mathrm{i}+1$ to m$)$ (i:transfer byte number) |  |
| Stack operation | PEA | Stack↔IMM16 |  |
|  | PEI | Stack $\leftarrow$ M16 (DPRn + dd) ( $\mathrm{n}=0$ to 3) |  |
|  | PER | Stack $\leftarrow$ PC + IMM16 |  |
|  | PHA | Stack $\leftarrow$ A |  |
|  | PHB | Stack $\leftarrow$ B |  |
|  | PHD | Stack $\leftarrow$ DPR0 |  |
|  | * PHD n | Stack $\leftarrow$ DPRn ( $\mathrm{n}=0$ to 3. Multiple operations can be specified.) |  |
|  | PHG | Stack $\leftarrow P \mathrm{PG}$ |  |
|  | PHP | Stack $\leftarrow$ PS |  |
|  | PHT | Stack $\leftarrow$ DT |  |
|  | PHX | Stack $\leftarrow$ X |  |
|  | PHY | Stack $\leftarrow \mathrm{Y}$ |  |
|  | PLA | A $\leftarrow$ Stack |  |
|  | PLB | B $\leftarrow$ Stack |  |
|  | PLD | DPRO $\leftarrow$ Stack |  |
|  | * PLD n | DPRn $\leftarrow$ Stack ( $\mathrm{n}=0$ to 3 . Multiple operations can be specified.) |  |
|  | PLP | PS $\leftarrow$ Stack |  |
|  | PLT | DT $\leftarrow$ Stack |  |
|  | PLX | X ¢ Stack |  |
|  | PLY | Y ¢ Stack |  |
|  | PSH | Stack $\leftarrow$ Any specified register among A, B, X, Y, DPRO, DT, PG, and PS. (Multiple operations can be specified) <br> $M(S$ to $S-i+1) \leftarrow A, B, X, Y, D P R 0, D T, P G, P S$ $S \quad \leftarrow S-i$ <br> (i : Number of bytes corresponding to the registers saved to the stack.) |  |
|  | PUL | Any specified register among A, B, X, Y, DPRO, DT, and PS. $\leftarrow$ Stack (Multiple operations can be specified) $A, B, X, Y, D P R O, D T, P S \leftarrow M(S+1$ to $S+i)$ $S \quad \leftarrow \mathrm{~S}+\mathrm{i}$ <br> (i : Number of bytes corresponding to the registers restored from the stack.) |  |

INSTRUCTIONS
4.1 Instruction set

| Category | Instruction | Description | Remarks |
| :---: | :---: | :---: | :---: |
| Stack operation \& Load | * PHLD n | stack $\leftarrow$ DPRn, DPRn $\leftarrow$ IMM16 ( $\mathrm{n}=0$ to 3 . Multiple operations can be specified) |  |
| Clearance | * CLR | Acc $\leftarrow 0$ |  |
|  | * CLRB | Accl $\leftarrow 0$ |  |
|  | * CLRM | $\mathrm{M} \leftarrow 0$ |  |
|  | * CLRMB | M8 $\leftarrow 0$ |  |
|  | * CLRX | X ¢ |  |
|  | * CLRY | Y ¢ $\leftarrow$ |  |
| Addition | ADC | Acc $\leftarrow \mathrm{Acc}+\mathrm{M}+\mathrm{C}$ |  |
|  | * ADCB | Accı $\leftarrow$ Accl $+\mathrm{IMM8}+\mathrm{C}$ |  |
|  | * ADCD | $\mathrm{E} \quad \leftarrow \mathrm{E}+\mathrm{M} 32+\mathrm{C}$ |  |
|  | * ADD | Acc $\leftarrow$ Acc + M |  |
|  | * ADDB | AccL $\leftarrow$ AccL + IMM8 |  |
|  | * ADDD | E $\leftarrow \mathrm{E}+\mathrm{M} 32$ |  |
|  | * ADDM | M ¢M + IMM |  |
|  | * ADDMB | M8 $\leftarrow$ M8 + IMM8 |  |
|  | * ADDMD | M32 $\leftarrow$ M32 + IMM32 |  |
|  | * ADDS | S $\leftarrow$ S + IMM8 |  |
|  | * ADDX | $\mathrm{X} \quad \leftarrow \mathrm{X}+\mathrm{IMM}$ (IMM $=0$ to 31) |  |
|  | * ADDY | $\mathrm{Y} \quad \leftarrow \mathrm{Y}+\mathrm{IMM}$ (IMM $=0$ to 31) |  |
| Increment | INC | Acc $\leftarrow$ Acc + 1 or $M \leftarrow M+1$ |  |
|  | INX | $X \quad \leftarrow \mathrm{X}+1$ |  |
|  | INY | $Y \quad \leftarrow Y+1$ |  |
| Subtraction | SBC | Acc $\leftarrow$ Acc - M - $\overline{\mathrm{C}}$ |  |
|  | * SBCB | AccL $\leftarrow$ Accl - IMM8 - $\bar{C}$ |  |
|  | * SBCD | $\mathrm{E} \quad \leftarrow \mathrm{E}-\mathrm{M} 32-\overline{\mathrm{C}}$ |  |
|  | * SUB | Acc $\leftarrow$ Acc - M |  |
|  | * SUBB | AccL $\leftarrow$ AccL - IMM8 |  |
|  | * SUBD | $\mathrm{E} \quad \leftarrow \mathrm{E}-\mathrm{M} 32$ |  |
|  | * SUBM | $M \leftarrow M-I M M$ |  |
|  | * SUBMB | M8 $\leftarrow$ M8 - IMM8 |  |
|  | * SUBMD | M32 $\leftarrow$ M32-IMM32 |  |
|  | * SUBS | S $\leftarrow$ S - IMM8 |  |
|  | * SUBX | X ( $\mathrm{X}^{\text {P }}$ - IMM (IMM $=0$ to 31) |  |
|  | * SUBY | $\mathrm{Y} \quad \leftarrow \mathrm{Y}-\mathrm{IMM}$ (IMM $=0$ to 31) |  |
| Decrement | DEC | Acc $\leftarrow$ Acc - 1 or $\mathrm{M} \leqslant \mathrm{M}-1$ |  |
|  | DEX | $\mathrm{X} \quad \leftarrow \mathrm{X}-1$ |  |
|  | DEY | $\mathrm{Y} \quad \leftarrow \mathrm{Y}-1$ |  |
| Multiplication | MPY | (B, A) $\leftarrow \mathrm{A}$ (Multiplicand) $\times \mathrm{M}$ (Multiplier), Unsigned |  |
|  | MPYS | $(\mathrm{B}, \mathrm{A}) \leftarrow \mathrm{A}$ (Multiplicand) $\times \mathrm{M}$ (Multiplier), Signed |  |
| Division | DIV | A (Quoitent), B (remainder) $\leftarrow(B, A) \div M$, Unsigned |  |
|  | DIVS | A (Quoitent), B (remainder) $\leftarrow(B, A) \div M$, Signed |  |
| Multiplied accumulation | RMPA | $(B, A) \leftarrow(B, A)+M(D T: X) \times M(D T: Y)$ (repeating 0 to 255 times) |  |


| Category | Instruction | Description | Remarks |
| :---: | :---: | :---: | :---: |
| Logical OR | ORA | Acc $\leftarrow$ Acc $\vee$ M |  |
|  | ＊orab | Accl $\leftarrow$ Acclv IMM8 |  |
|  | ＊ORAM | $\mathrm{M} \quad \leftarrow \mathrm{MVIMM}$ | Including SEB instruction |
|  | ＊ORAMB | M8 $\leftarrow$ M8VIMM8 |  |
|  | ＊ORAMD | M32 $\leftarrow$ M 32 VIMM32 |  |
| Logical AND | AND | Acc $\leftarrow$ Acc＾M |  |
|  | ＊ANDB | Accı $\leftarrow$ Accıへ 1 MM 8 |  |
|  | ＊ANDM | M 傦へIMM | Including CLB instruction |
|  | ＊ANDMB | M8 $\leftarrow$ M8＾IMM8 |  |
|  | ＊ANDMD | M32 $\leftarrow$ M32＾IMM32 |  |
| Logical exclusive OR | EOR | Acc $\leftarrow$ Acc $\forall \mathrm{M}$ |  |
|  | ＊EORB | AccL $\leftarrow$ Accı $\forall$ IMM8 |  |
|  | ＊EORM | $\mathrm{M} \leftarrow \mathrm{M} \forall \mathrm{I}$ M |  |
|  | ＊EORMB | M8 $\leftarrow$ M8 $\forall$ IMM8 |  |
|  | ＊EORMD | M32 $\leftarrow$ M32 IMM32 $^{\text {a }}$ |  |
| Comparison | CMP | Acc－M |  |
|  | ＊CMPB | AccL－IMM8 |  |
|  | ＊CMPD | E－IMM32 |  |
|  | ＊CMPM | M－IMM |  |
|  | ＊CMPMB | M8－IMM8 |  |
|  | ＊CMPMD | M32－IMM32 |  |
|  | CPX | X－M |  |
|  | CPY | Y－M |  |
| Arithmetic shift left | ASL | Shifts the contents of Acc or M to the left by 1 bit． |  |
|  | ＊ASL \＃n | Shifts the contents of A to the left by n bits（ $\mathrm{n}=0$ to 15）． |  |
|  | ＊ASLD \＃n | Shifts the contents of E to the left by n bits（ $\mathrm{n}=0$ to 31）． |  |
| Arithmetic shift right | ASR | Shifts the contents of Acc or M holding a sign to the right by 1 bit． |  |
|  | ＊ASR \＃n | Shifts the contents of A holding a sign to the right by n bits（ $\mathrm{n}=0$ to 15）． |  |
|  | ＊ASRD \＃n | Shifts the contents of E holding a sign to the right by n bits（ $\mathrm{n}=0$ to 31 ）． |  |
| Logical shift right | LSR | Shifts the contents of Acc or M to the right by 1 bit． |  |
|  | ＊LSR \＃n | Shifts the contents of $A$ to the right by n bits（ $\mathrm{n}=0$ to 15）． |  |
|  | ＊LSRD \＃n | Shifts the contents of E to the right by n bits（ $\mathrm{n}=0$ to 31）． |  |

INSTRUCTIONS
4.1 Instruction set

| Category | Instruction | Description | Remarks |
| :---: | :---: | :---: | :---: |
| Rotation to left | RLA | Rotates the contents of A to the left by n bits. (When $\mathrm{m}=$ $0: n=0$ to 65535 , when $m=1: n=0$ to 255) |  |
|  | ROL | Links the contents of Acc or M with C, and rotates the result to the left by 1 bit. |  |
|  | * ROL \#n | Links the contents of A with C , and rotates the result to the left by n bits ( $\mathrm{n}=0 \mathrm{to} 15$ ). |  |
|  | ROLD \#n | Links the contents of E with C , and rotates the result to the left by n bits ( $\mathrm{n}=0$ to 31 ). |  |
| Rotation to right | ROR | Links the contents of Acc or M with C, and rotates the result to the right by 1 bit. |  |
|  | * ROR \#n | Links the contents of A with C, and rotates the result to the right by n bits ( $\mathrm{n}=0$ to 15 ). |  |
|  | * RORD \#n | Links the contents of E with C , and rotates the result to the right by n bits ( $\mathrm{n}=0$ to 31 ). |  |
| Extension Sign | EXTS | Acc $\leftarrow$ Accl $\quad$ (Extended with a sign.) |  |
|  | * EXTSD | $\mathrm{E} \quad \leftarrow \mathrm{EL}$ ( = A) (Extended with a sign.) |  |
| Extension Zero | EXTZ | Acc $\leftarrow$ AccL (Extended with "0"s.) |  |
|  | * EXTZD | $\mathrm{E} \quad \leftarrow \mathrm{EL}$ ( = A) (Extended with "0"s.) |  |
| Sign invertion | * NEG | Acc $\leftarrow-$ Acc |  |
|  | * NEGD | $\mathrm{E} \quad \leftarrow-\mathrm{E}$ |  |
| Absolute value | * ABS | Acc $\leftarrow$ \| Acc | |  |
|  | * ABSD | $\mathrm{E} \quad \leftarrow \mid \mathrm{El}$ |  |
| Flag manipulation | CLC | C $\leftarrow 0$ |  |
|  | CLI | $1 \quad \leftarrow 0$ |  |
|  | CLM | $\mathrm{m} \leftarrow 0$ |  |
|  | CLP | PSL(bit n$) \leftarrow 0(\mathrm{n}=0$ to 7 . Multiple operations can be specified.) |  |
|  | CLV | V ) $\leftarrow 0$ |  |
|  | SEC | C ¢ |  |
|  | SEI | I $\leftarrow 1$ |  |
|  | SEM | $\mathrm{m} \quad \leftarrow 1$ |  |
|  | SEP | PSL(bit n$) \leftarrow 1$ ( $\mathrm{n}=0$ to 7 . Multiple operations can be specified.) |  |
| Conditional branch | BRA/BRAL | $\begin{aligned} \hline \text { PC } \quad & \leftarrow P C+c n t+R E L \\ & \text { (cnt : bytes number of BRA/BRAL instruction) } \end{aligned}$ |  |
|  | JMP | $\begin{array}{ll} \hline \text { PC } & \leftarrow \text { Destination address } \\ \text { PC } & \leftarrow \mathrm{mmll} \end{array}$ |  |
|  | JMPL | ```PG, PC \leftarrowDestination address PC }\leftarrowmm\| PG \leftarrowhh``` |  |


| Category | Instruction | Description | Remarks |
| :---: | :---: | :---: | :---: |
| Subroutine call | * BSR | $\begin{aligned} & \text { Stack } \leftarrow \mathrm{PC} \\ & \mathrm{PC} \quad \leftarrow \mathrm{PC}+2+\mathrm{REL} \end{aligned}$ |  |
|  | JSR | ```Stack \leftarrowPC PC \leftarrowDestination address PC \leftarrowPC + 3 M(S,S-1) \leftarrowPC S}\leftarrow\textrm{S}- PC \leftarrowmmll``` |  |
|  | JSRL | Stack $\leftarrow P G, P C$ <br> PG, PC $\leftarrow$ Destination address <br> $\mathrm{PC} \leftarrow \mathrm{PC}+4$ <br> $\mathrm{M}(\mathrm{S}, \mathrm{S}-2) \leftarrow \mathrm{PG}, \mathrm{PC}$ <br> S $\leftarrow$ S-3 <br> PC $\leftarrow \mathrm{mmll}$ <br> $\mathrm{PG} \leftarrow \mathrm{hh}$ |  |
| Conditional branch | BBC | Branches relatively when the specified bits of M are all " 0 ." |  |
|  | * BBCB | Branches relatively when the specified bits of M8 are all "0." |  |
|  | BBS | Branches relatively when the specified bits of M are all "1." |  |
|  | * BBSB | Branches relatively when the specified bits of M8 are all "1." |  |
|  | BCC | Branches relatively when $\mathrm{C}=0$. |  |
|  | BCS | Branches relatively when $C=1$. |  |
|  | BEQ | Branches relatively when $Z=1$. |  |
|  | * BGE | Branches relatively when $\mathrm{N} \forall \mathrm{V}=0$. |  |
|  | * BGT | Branches relatively when $\mathrm{Z}=0$ and $\mathrm{N} \forall \mathrm{V}=0$. |  |
|  | * BGTU | Branches relatively when $\mathrm{C}=1$ and $\mathrm{Z}=0$. |  |
|  | * BLE | Branches relatively when $\mathrm{Z}=1$ or $\mathrm{N} \forall \mathrm{V}=1$. |  |
|  | * BLEU | Branches relatively when $\mathrm{C}=0$ and $\mathrm{Z}=1$. |  |
|  | * BLT | Branches relatively when $\mathrm{N} \forall \mathrm{V}=1$. |  |
|  | BMI | Branches relatively when $\mathrm{N}=1$. |  |
|  | BNE | Branches relatively when $Z=0$. |  |
|  | BPL | Branches relatively when $\mathrm{N}=0$. |  |
|  | * BSC | Branches relatively when the specified one bit of A or M is " 0 ." |  |
|  | * BSS | Branches relatively when the specified one bit of A or M is " 1 ." |  |
|  | BVC | Branches relatively when $\mathrm{V}=0$. |  |
|  | BVS | Branches relatively when V $=1$. |  |
| Compare \& Conditional branch | * CBEQ | Branches relatively when Acc $=\mathrm{IMM}$ or $\mathrm{M}=\mathrm{IMM}$. |  |
|  | * CBEQB | Branches relatively when Acc ¢ $=\mathrm{IMM8}$ or $\mathrm{M} 8=\mathrm{IMM8}$. |  |
|  | * CBNE | Branches relatively when $\mathrm{Acc} \neq \mathrm{IMM}$ or $\mathrm{M} \neq \mathrm{IMM}$. |  |
|  | * CBNEB | Branches relatively when Acc L $\neq \mathrm{IMM} 8$ or $\mathrm{M} 8 \neq \mathrm{IMM} 8$. |  |

### 4.1 Instruction set

| Category | Instruction | Description | Remarks |
| :---: | :---: | :---: | :---: |
| Decrement \& Conditional branch | * DEBNE | $\mathrm{M} \leftarrow \mathrm{M}-\mathrm{IMM}$. Branches relatively when $\mathrm{M} \neq 0$ (IMM $=0$ to 31). |  |
|  | * DXBNE | $X \leftarrow X-I M M$. Branches relatively when $X \neq 0$ (IMM $=0$ to 31). |  |
|  | * DYBNE | $Y \leftarrow Y-I M M$. Branches relatively when $Y \neq 0$ (IMM $=0$ to 31). |  |
| Return | RTI | PG, PC, PS $\leftarrow$ Stack |  |
|  | RTL | PG, PC $\leftarrow$ Stack |  |
|  | RTS |  |  |
| Load \& Return | * RTLD $n$ | DPRn $\leftarrow$ Stack, PG, PC $\leftarrow$ Stack ( $\mathrm{n}=0$ to 3 . Multiple operations can be specified.) |  |
|  | * RTSD n | DPRn $\leftarrow$ Stack, PC $\leftarrow$ Stack ( $\mathrm{n}=0$ to 3 . Multiple operations can be specified.) |  |
| Software interrupt | BRK | Generates a BRK interrupt. |  |
| Special | STP | Stops oscillation. |  |
|  | WIT | Stops the CPU clock. |  |
| No operation | NOP | $\mathrm{PC} \quad \leftarrow \mathrm{PC}+1$ |  |

### 4.2 Description of each instruction

### 4.2 Description of each instruction

This section describes each instruction. Each instruction is described using one page per one instruction as a general rule. The description page is headed by the instruction mnemonic, and the pages are arranged in alphabetical order of the mnemonics. For each instruction, its operation and description (Notes 1, 2), status flags' change, and a list sorted by addressing modes of the assembly language coding format (Note 3 ), the machine code, the byte number and the minimum cycle number (Note 4) are described.

Notes 1: In the description of each instruction operation, the operation regarding PC (program counter) is described only for an instruction affecting the processing.
When an instruction is executed, its instruction bytes are added to the contents of PC and PC contains the address of the memory location of the instruction to be executed next. When a carry occurs at this addition, PG (program bank register) is incremented by 1.
2: [Operation] in the description of each instruction shows the contents of each register and memory after executing the instruction. The detailed operation sequence is omitted.
3: [Description example] in this manual is an example of assembly language description. Especially for addressing mode specification, various methods for mnemonic description in the 7900 Series are available, including the formats shown below. For more information, refer to the user's manual of the assembler to be used.

Methods for specifying addressing modes in Mitsubishi assembler

| Addressing mode | Specification | Instruction coding example |
| :---: | :---: | :---: |
| Direct | DP0+:Offset6/8 DPO:label | ADD A,DP0+:04H ADD A,DPO:WORK |
| Direct indirect | $\begin{aligned} & \text { (DP0+:Offset6/8) } \\ & \text { (DP0:label) } \end{aligned}$ | $\begin{aligned} & \text { ADD A,(DP0+:04H) } \\ & \text { ADD A,(DPO:WORK) } \end{aligned}$ |
| Direct indirect long | L(DP0+:Offset6/8) L(DPO:label) | ADD A,L(DP0+:04H) ADD A,L(DPO:WORK) |
| Stack pointer relative | Offset,S | ADD A,05H,S |
| Stack pointer relative indirect indexed Y | (Offset, S), Y | ADD A, $(05 \mathrm{H}, \mathrm{S}), \mathrm{Y}$ |
| Absolute | DT+:Offset16 <br> DT:label | ADD A,DT +:1000H ADD A,DT:WORK |
| Absolute indirect | (Address) (label) | $\begin{aligned} & \hline \text { JMP (1000H) } \\ & \text { JMP (TABLE) } \end{aligned}$ |
| Absolute long | LG:label | ADD A,LG:WORK |
| Absolute indirect long | L(DT+:Offset16) L(DT:label) | $\begin{aligned} & \text { ADD A,L(DT }+: 1000 \mathrm{H}) \\ & \text { ADD A,L(DT:WORK) } \\ & \hline \end{aligned}$ |

- Offset6/8 : 6-bit offset value (when using DPR0 through DPR3) or 8-bit offset value (when using DPRO).
- Offset : 8-bit offset value.
- Offset16: 16-bit offset value.
- Address : Memory address to be referenced.
- label : Label indicating the memory address to be referenced.


### 4.2 Description of each instruction

Notes 4: The cycle number shown is the minimum possible number, and this number depends on the following conditions:

- Value of direct page register's low-order byte

The cycle number shown is a number when the direct page register's low-order byte (DPRnL) is "0016." When using an addressing mode that uses the direct page register in the condition of DPRnL $\neq$ " 0016 ," the number which is obtained by adding 1 to the shown number is an actual cycle number.

- Number of bytes that have been loaded in an instruction queue buffer
- Whether the address of the memory read/write is even or odd
- Accessing of an external memory area in the condition of BYTE = "H" (using 8-bit external bus)
- Bus cycle


### 4.2 Description of each instruction

The following table shows the symbols that are used in instructions' description and the lists of this section, and each instruction is described bellow.

| Symbol | Description |
| :---: | :---: |
| C | Carry flag |
| Z | Zero flag |
| 1 | Interrupt disable flag |
| D | Decimal mode flag |
| x | Index register length flag |
| m | Data length flag |
| V | Overflow flag |
| N | Negative flag |
| IPL | Processor interrupt priority level |
| + | Addition |
| - | Subtraction |
| $\times$ | Multiplication |
| * | Multiplication |
| $\div$ | Division |
| 1 | Division |
| $\wedge$ | Logical AND |
| $\checkmark$ | Logical OR |
| $\forall$ | Logical exclusive OR |
| \| | | Absolute value |
|  | Negation |
| $\leftarrow$ | Movement toward the arrow direction |
| $\rightarrow$ | Movement toward the arrow direction |
| $\stackrel{\leftarrow}{\rightarrow}$ | Exchange |
| Acc | Accumulator |
| Acch | Accumulator's high-order 8 bits |
| Accl | Accumulator's low-order 8 bits |
| A | Accumulator A |
| AH | Accumulator A's high-order 8 bits |
| AL | Accumulator A's low-order 8 bits |
| B | Accumulator B |
| BH | Accumulator B's high-order 8 bits |
| BL | Accumulator B's low-order 8 bits |
| E | Accumulator E |
| EH | Accumulator E's high-order 16 bits |
| EL | Accumulator E's low-order 16 bits |
| X | Index register X |
| XH | Index register X's high-order 8 bits |
| XL | Index register X 's low-order 8 bits |
| Y | Index register Y |
| YH | Index register Y's high-order 8 bits |
| YL | Index register Y's low-order 8 bits |
| S | Stack pointer |

### 4.2 Description of each instruction

| Symbol | Description |
| :---: | :---: |
| PC | Program counter |
| $\mathrm{PCH}^{\text {}}$ | Program counter's high-order 8 bits |
| PCL | Program counter's low-order 8 bits |
| REL | Relative address |
| PG | Program bank register |
| DT | Data bank register |
| DPR0 | Direct page register 0 |
| DPR0н | Direct page register 0's high-order 8 bits |
| DPR0ı | Direct page register 0's low-order 8 bits |
| DPRn | Direct page register $n$ |
| $\mathrm{DPR}_{\text {н }}$ | Direct page register n's high-order 8 bits |
| DPRn | Direct page register n's low-order 8 bits |
| PS | Processor status register |
| PS H | Processor status register's high-order 8 bits |
| PSL | Processor status register's low-order 8 bits |
| PS(bit n) | The n-th bit of processor status register |
| M | Memory contents |
| $\mathrm{Mn}, \mathrm{MEMn}$ | n-bit address or contents of memory |
| M(oprd) | Contents of memory location specified by operand |
| M(bit n) | The n -th bit of the contents of memory |
| IMM | Immediate value (8 bits or 16 bits) |
| IMMn | n -bit immediate data |
| IMMnн | High-order data of n -bit immediate data |
| IMMnL | Low-order data of n-bit immediate data |
| EAR | Effective address (16 bits) |
| $\mathrm{EAR}_{\mathrm{H}}$ | High-order 8 bits of effective address |
| EARL | Low-order 8 bits of effective address |
| MSB | Most significant bit |
| LSB | Least significant bit |
| dd | Displacement for DPR (8 bits or 6 bits) |
| immнніттнціmmьніmmцL immeimmL | 32-bit immediate value (bytes ітmнн, іттнн, immьн, and immцL are shown from the highest one.) 16-bit immediate value ( $\mathrm{imm} \mathrm{m}_{+}$represents the high-order 8 bits, and immırepresents the low-order 8 bits.) |
| imm | 8 -bit immediate value |
| imm | n-bit immediate value |
| hhmmll | 24-bit address value (hh represents the high-order 8 bits, mm represents the middle-order 8 bit, and II represents the low-order 8 bits.) |
| mmll | 16-bit address value (mm represents the high-order 8 bits, and II represents the low-order 8 bits.) |
| nn | Displacement for S (8 bits) |
| $\mathrm{n}_{1}, \mathrm{n}_{2}$ | 8-bit data (2 types of 8-bit data) |
| rr | Displacement for PC (signed 8 bits) |
| rrurr | Displacement for PC (signed 16 bits) (rrн represents the high-order 8 bits, and rrı represents the low-order 8 bits.) |
| $\mathrm{hh}_{1}, \mathrm{hh}_{2}$ | Bank specification (2 types of 8-bit data) |
| source | Operand specified as transfer source |
| dest | Operand specified as transfer destination |

Function : Absolute value

Operation data length: 16 bits or 8 bits

Operation $\quad: \quad \mathrm{Acc} \leftarrow \mid \mathrm{Accl}$
When $m=$ "0"


When $m=" 1 "$
Accl Accl


* In this case, the contents of Ассн do not change.

Description : Obtains the absolute value of Acc contents and stores the result in Acc.

## Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | 0 | V | - | - | - | - | Z | 0 |

$N$ : Always " 0 " because MSB of the operation result is " 0 ."
V : Set to "1" if the operation result exceeds +32767 (or +127 when $m=$ " 1 "). Otherwise, cleared to "0."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."
C : Always "0."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| A | ABS A | E1 $1_{16}$ | 1 | 3 |
| A | ABS B | $81_{16}, \mathrm{E}_{16}$ | 2 | 4 |

Description example:
CLM
ABS A
$; A \leftarrow|A|$
SEM
ABS B
; $B L \leftarrow|B L|$

Function : Absolute value

Operation data length: 32 bits

Operation $\quad: \quad E \leftarrow I E I$


Description : Obtains the absolute value of the $E$ contents and stores the result in $E$.

- This instruction is unaffected by flag $m$.


## Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | 0 | V | - | - | - | - | Z | 0 |

N : Always " 0 " because MSB of the operation result is " 0 ."
V : Set to " 1 " if the operation result exceeds +2147483647 . Otherwise, cleared to " 0. ."
Z : Set to "1" when the operation result is "0." Otherwise, cleared to " 0 ."
C : Always "0."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| A | ABSD E | $31_{16,9016}$ | 2 | 5 |

Description example:
ABSD
E
; $\mathrm{E} \leftarrow|\mathrm{E}|$

Function : Addition with carry

Operation data length: 16 bits or 8 bits

Operation $\quad: \quad \mathrm{Acc} \leftarrow \mathrm{Acc}+\mathrm{M}+\mathrm{C}$
When $\mathrm{m}=$ " 0 "


When $m=" 1$ "


* In this case, the contents of Ассн do not change.

Description : Adds the contents of Acc, memory, and flag C, and stores the result in Acc.

- This instruction operates in decimal when flag $D=$ "1."

Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | V | - | - | - | - | Z | C |

N : Set to " 1 " when MSB of the operation result is "1." Otherwise, cleared to "0." Meaningless when flag $D=" 1$."
V : Set to " 1 " when the result of the operation (regarded as a signed operation) is a value outside the range of -32768 to $+32767(-128$ to +127 when flag $m=" 1$ "). Otherwise, cleared to " 0 ." Meaningless when flag $D=" 1$."
Z : Set to "1" when the operation result is " 0 ." Otherwise, cleared to " 0 ." Meaningless when flag D = "1."
C : Set to "1" when flag $D=$ " 0 " and the result of the operation (regarded as an unsigned operation) exceeds +65535 (+255 when flag $m=" 1$ "). Otherwise, cleared to "0."
Set to "1" when flag $D=$ " 1 " and the result of the operation (regarded as an unsigned operation) exceeds +9999 (+99 when flag $m=" 1 "$ ). Otherwise, cleared to " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :---: | :---: | :---: | :---: | :---: |
| IMM | ADC A, \#imm | 3116, 8716, imm (B116, 8716, imm) | 3 | 3 (3) |
| DIR | ADC A, dd | $21_{16,8 A_{16}, \mathrm{dd}}\left(\mathrm{A}_{116}, 8 \mathrm{~A}_{16}, \mathrm{dd}\right)$ | 3 | 5 (7) |
| DIR, X | ADC A, dd, X | $21_{16,8 B_{16}, \mathrm{dd}}\left(\mathrm{A} 1{ }_{16}, 8 \mathrm{~B}_{16}\right.$, dd) | 3 | 6 (8) |
| (DIR) | ADC A, (dd) | $21_{16,8016, ~ d d ~(A 116, ~ 8016, ~ d d) ~}^{\text {d }}$ | 3 | 7 (9) |
| (DIR, X) | ADC A, (dd, X) | $2116,81{ }_{16}$, dd (A116, 8116, dd) | 3 | 8 (10) |
| (DIR), Y | ADC A, (dd), Y | 21 $16,8816, \mathrm{dd}$ (A116, 8816, dd) | 3 | 8 (10) |
| L(DIR) | ADC A, L(dd) | $21{ }_{16}, 82{ }_{16}$, dd (A116, 8216, dd) | 3 | 9 (11) |
| L(DIR), Y | ADC A, L(dd), Y | 2116, 89 $16,^{\text {d }}$ dd (A116, 8916, dd) | 3 | 10(12) |
| SR | ADC A, nn, S | $21_{16,8316, ~ n n ~(A 116, ~ 8316, ~ n n) ~}^{\text {a }}$ | 3 | 6 (8) |
| (SR), Y | ADC A, (nn, S), Y |  | 3 | 9 (11) |
| ABS | ADC A, mmll | $21_{16}, 8 \mathrm{E}_{16}, \mathrm{II}, \mathrm{mm}$ ( $\left.\mathrm{A} 1_{16}, 8 \mathrm{E}_{16}, \mathrm{II}, \mathrm{mm}\right)$ | 4 | 5 (7) |
| ABS, $X$ | ADC A, mmll, X | $\left.21_{16, ~ 8 F 16, ~ I I, ~ m m ~(~}^{\text {A }} 11_{16}, 8 \mathrm{~F}_{16}, \mathrm{II}, \mathrm{mm}\right)$ | 4 | 6 (8) |
| ABS, Y | ADC A, mmll, Y | $21_{16, ~ 8616, ~ I I, ~ m m ~(A 1 ~}^{16}$, 8616, II, mm) | 4 | 6 (8) |
| ABL | ADC A, hhmmll |  | 5 | 6 (8) |
| ABL, X | ADC A, hhmmll, X | 2116, 8D16, II, mm, hh (A116, 8D16, II, mm, hh) | 5 | 7 (9) |

Notes 1: This table applies when using accumulator $A$. When using accumulator B, replace "A" with "B" in the syntax. In this case, the machine code and the number of cycles enclosed in parentheses are applied.

2: In the immediate addressing mode, the byte number increases by 1 when flag $\mathrm{m}=$ " 0 ."

## Description example:

CLM

| ADC.W | A, \#IMM16 | $; A \leftarrow A+I M M 16+C$ |
| :--- | :--- | :--- |
| ADC | $B$, MEM16 | $; B \leftarrow B+M E M 16+C$ |
| SEM |  | $; A L \leftarrow A L+I M M 8+C$ |
| ADC.B | A, \#IMM8 | $; B L \leftarrow B L+M E M 8+C$ |

Function : Addition with carry

Operation data length: 8 bits

Operation $\quad: \quad A c c L \leftarrow A c c L+I M M 8+C$


Description : Adds the contents of Accl, the immediate value, and flag C in 8-bit length, and stores the result in Accl.

- This instruction is unaffected by flag m.
- The contents of Ассн do not change.
- This instruction operates in decimal when flag $D=$ "1."

Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | V | - | - | - | - | Z | C |

N : Set to "1" when MSB of the operation result is "1." Otherwise, cleared to "0." Meaningless when flag $D=" 1$."
V : Set to "1" when the result of the operation (regarded as a signed operation) is a value outside the range of -128 to +127 . Otherwise, cleared to " 0 ." Meaningless when flag $\mathrm{D}=$ " 1 ."
Z : Set to "1" when the operation result is " 0 ." Otherwise, cleared to " 0 ." Meaningless when flag D = "1."
C : Set to "1" when the result of the operation (regarded as an unsigned operation) exceeds +255 (+99 when flag $D=" 1$ "). Otherwise, cleared to " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMM | ADCB A, \#imm | $31_{16,1 A_{16}, ~ i m m ~}^{3}$ | 3 | 3 |
| IMM | ADCB B, \#imm | $\mathrm{B}_{16,16} \mathrm{~A}_{16}, \mathrm{imm}$ | 3 | 3 |

## Description example:

ADCB
A, \#IMM8
; $A L \leftarrow A L+I M M 8+C$
ADCB
B, \#IMM8
$; B L \leftarrow B L+I M M 8+C$

Function : Addition with carry

Operation data length: 32 bits

Operation $\quad: \quad E \leftarrow E+M 32+C$


Description : Adds contents of E, memory, and flag C in 32-bit length, and stores the result in E. CPU operates as binary addition in spite of the contents of decimal mode flag.

- This instruction is unaffected by flag m.
- This instruction cannot operate in decimal. Clear flag $D$ to " 0 " when using this instruction.

Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | V | - | - | - | - | Z | C |

N : Set to "1" when MSB of the operation result is "1." Otherwise, cleared to "0."
V : Set to " 1 " when the result of the operation (regarded as a signed operation) is a value outside the range of -2147483648 to +2147483647 . Otherwise, cleared to " 0. ."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."
C : Set to "1" when the result of the operation (regarded as an unsigned operation) exceeds +4294967295 . Otherwise, cleared to "0."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :---: | :---: | :---: | :---: | :---: |
| IMM | ADCD E, \#imm | $3116,1 \mathrm{C}_{16}$, immLL, immıн, immнц, ітmнн | 6 | 4 |
| DIR | ADCD E, dd | 2116, 9 ${ }_{16}$, dd | 3 | 7 |
| DIR, X | ADCD E, dd, X | 2116, 9B16, dd | 3 | 8 |
| (DIR) | ADCD E, (dd) | 2116, 9016, dd | 3 | 9 |
| (DIR, X) | ADCD E, (dd, X) | 2116, 9116, dd | 3 | 10 |
| (DIR), Y | ADCD E, (dd), Y | 2116, 9816, dd | 3 | 10 |
| L(DIR) | ADCD E, L(dd) | 2116, 9216, dd | 3 | 11 |
| L(DIR), Y | ADCD E, L(dd), Y | 2116, 9916, dd | 3 | 12 |
| SR | ADCD E, nn, S | 2116, 9316, nn | 3 | 8 |
| (SR), Y | ADCD E, (nn, S), Y | 2116, 9416, nn | 3 | 11 |
| ABS | ADCD E, mmil | 2116, 9E16, II, mm | 4 | 7 |
| ABS, X | ADCD E, mmll, X | 2116, 9F16, II, mm | 4 | 8 |
| ABS, Y | ADCD E, mmll, Y | 2116, 9616, II, mm | 4 | 8 |
| ABL | ADCD E, hhmmll | 2116, 9C16, II, mm, hh | 5 | 8 |
| ABL, X | ADCD E, hhmmll, X | 2116, 9D16, II, mm, hh | 5 | 9 |

## Description example:

ADCD
E, \#IMM32
; $\mathrm{E} \leftarrow \mathrm{E}+\mathrm{IMM} 32+\mathrm{C}$
ADCD
E, MEM32

$$
;(B, A \leftarrow B, A+I M M 32+C)
$$

$$
; E \leftarrow E+M E M 32+C
$$

$$
;(B, A \leftarrow B, A+M E M 32+C)
$$

Function : Addition

Operation data length: 16 bits or 8 bits

Operation $\quad: \quad \mathrm{Acc} \leftarrow \mathrm{Acc}+\mathrm{M}$
When $m=$ " 0 "


When $\mathrm{m}=$ " 1 "


* In this case, the contents of Ассн do not change.

Description : Adds the contents of Acc and memory, and stores the result in Acc.

- This instruction cannot operate in decimal. Clear flag $D$ to " 0 " when using this instruction.

Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | V | - | - | - | - | Z | C |

N : Set to "1" when MSB of the operation result is "1." Otherwise, cleared to "0."
V : Set to " 1 " when the result of the operation (regarded as a signed operation) is a value outside the range of -32768 to $+32767(-128$ to +127 when flag $m=" 1$ "). Otherwise, cleared to " $0 . "$
$Z$ : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to "0."
C : Set to "1" when the result of the operation (regarded as an unsigned operation) exceeds +65535 (+255 when flag $m=$ "1"). Otherwise, cleared to "0."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :---: | :---: | :---: | :---: | :---: |
| IMM | ADD A, \#imm | 2616, imm (81 $16,2616, \mathrm{imm})$ | 2 (3) | 1 (2) |
| DIR | ADD A, dd | $2 \mathrm{~A}_{16}$, dd (81 ${ }_{16}, 2 \mathrm{~A}_{16}$, dd) | 2 (3) | 3 (4) |
| DIR, X | ADD A, dd, X | $2 \mathrm{~B}_{16}$, dd (81 ${ }_{16}$, 2B16, dd) | 2 (3) | 4 (5) |
| (DIR) | ADD A, (dd) | 1116, 2016, dd (9116, 2016, dd) | 3 (3) | 6 (6) |
| (DIR, X) | ADD A, (dd, X) | 1116, 2116, dd (9116, 2116 , dd) | 3 (3) | 7 (7) |
| (DIR), Y | ADD A, (dd), Y | 1116, 2816, dd (9116, 2816, dd) | 3 (3) | 7 (7) |
| L(DIR) | ADD A, L(dd) | 1116, 2216, dd (9116, 2216, dd) | 3 (3) | 8 (8) |
| L(DIR), Y | ADD A, L(dd), Y | 1116, 2916, dd (9116, 2916, dd) | 3 (3) | 9 (9) |
| SR | ADD A, nn, S | 1116, 2316, nn (9116, 2316, nn) | 3 (3) | 5 (5) |
| (SR), Y | ADD A, (nn, S), Y | 1116, 2416, nn (9116, 2416, nn) | 3 (3) | 8 (8) |
| ABS | ADD A, mmll | $2 \mathrm{E}_{16}$, II, mm (8116, 2E $\mathrm{E}_{16}$, II, mm) | 3 (4) | 3 (4) |
| ABS, $X$ | ADD A, mmll, X | $2 \mathrm{~F}_{16}$, II, mm (81 ${ }_{16}, 2 \mathrm{~F}_{16}$, II, mm) | 3 (4) | 4 (5) |
| ABS, Y | ADD A, mmll, Y | 1116, $26{ }_{16}$, II, mm (9116, 2616, II, mm) | 4 (4) | 5 (5) |
| ABL | ADD A, hhmmll | $1116,2 \mathrm{C}_{16}$, II, mm, hh (9116, 2C ${ }_{16}$, II, mm, hh) | 5 (5) | 5 (5) |
| ABL, X | ADD A, hhmmll, X | 1116, 2D16, II, mm, hh (9116, 2D ${ }_{16}$, II, mm, hh) | 5 (5) | 6 (6) |

Notes 1: This table applies when using accumulator A. When using accumulator B, replace "A" with "B" in the syntax. In this case, the machine code, the number of bytes, and the number of cycles enclosed in parentheses are applied.
2: In the immediate addressing mode, the byte number increases by 1 when flag $\mathrm{m}=$ " 0 ."

## Description example:

| CLM |  |  |
| :--- | :--- | :--- |
| ADD.W | A, \#IMM16 | A $\leftarrow A+$ IMM16 |
| ADD | B, MEM16 | $B \leftarrow B+$ MEM16 |
| SEM |  | $; A L \leftarrow A L+I M M 8$ |
| ADD.B | A, \#IMM8 | $; B L \leftarrow B L+M E M 8$ |

Function : Addition

Operation data length: 8 bits
Operation : $\quad \mathrm{AcCL} \leftarrow \mathrm{AcCL}+\mathrm{IMM8}$


Description : Adds the contents of Accı and immediate value in 8-bit length, and stores the result in Accl.

- This instruction is unaffected by flag m .
- The contents of Ассн do not change.
- This instruction cannot operate in decimal. Clear flag D to " 0 " when using this instruction.

Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | V | - | - | - | - | Z | C |

N : Set to " 1 " when MSB of the operation result is "1." Otherwise, cleared to " 0. ."
V : Set to " 1 " when the result of the operation (regarded as a signed operation) is a value outside the range of -128 to +127 . Otherwise, cleared to " 0 ."
$Z$ : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."
C : Set to "1" when the result of the operation (regarded as an unsigned operation) exceeds +255 . Otherwise, cleared to "0."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMM | ADDB A, \#imm | 2916, imm | 2 | 1 |
| IMM | ADDB B, \#imm | $81_{16,2916, ~ i m m ~}^{2}$ | 3 | 2 |

Description example:
ADDB
A, \#IMM8
; $A L \leftarrow A L+I M M 8$
ADDB
B, \#IMM8
; $\mathrm{BL} \leftarrow B L+I M M 8$

## Function : Addition

Operation data length: 32 bits

Operation $: \quad E \leftarrow E+M 32$


Description : Adds the contents of $E$ and memory in 32-bit length, and stores the result in the $E$.

- This instruction is unaffected by flag m.
- This instruction cannot operate in decimal. Clear flag $D$ to " 0 " when using this instruction.

Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | V | - | - | - | - | Z | C |

N : Set to "1" when MSB of the operation result is "1." Otherwise, cleared to "0."
V : Set to " 1 " when the result of the operation (regarded as a signed operation) is a value outside the range of -2147483648 to +2147483647 . Otherwise, cleared to " 0. ."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."
C : Set to "1" when the result of the operation (regarded as an unsigned operation) exceeds +4294967295. Otherwise, cleared to "0."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :---: | :---: | :---: | :---: | :---: |
| IMM | ADDD E, \#imm | 2D16, immıL, immıн, imm ${ }^{\text {a }}$, ітmнн | 5 | 3 |
| DIR | ADDD E, dd | 9A16, dd | 2 | 6 |
| DIR, X | ADDD E, dd, X | 9B16, dd | 2 | 7 |
| (DIR) | ADDD E, (dd) | 1116, 9016, dd | 3 | 9 |
| (DIR, X) | ADDD E, (dd, X) | 1116, 9116, dd | 3 | 10 |
| (DIR), Y | ADDD E, (dd), Y | 1116, 9816, dd | 3 | 10 |
| L(DIR) | ADDD E, L(dd) | 1116, 9216, dd | 3 | 11 |
| L(DIR), Y | ADDD E, L(dd), Y | 1116, 9916, dd | 3 | 12 |
| SR | ADDD E, nn, S | 1116, 9316, nn | 3 | 8 |
| (SR), Y | ADDD E, (nn, S), Y | 1116, 9416, nn | 3 | 11 |
| ABS | ADDD E, mmll | 9E16, II, mm | 3 | 6 |
| ABS, $X$ | ADDD E, mmll, X | 9F16, II, mm | 3 | 7 |
| ABS, Y | ADDD E, mmill, Y | 1116, 9616, II, mm | 4 | 8 |
| ABL | ADDD E, hhmmll | 1116, 9C16, II, mm, hh | 5 | 8 |
| ABL, X | ADDD E, hhmmll, X | 1116, 9D16, II, mm, hh | 5 | 9 |

## Description example:

ADDD
E, \#IMM32
; $E \leftarrow E+I M M 32(B, A \leftarrow B, A+I M M 32)$
ADDD
E, MEM32

$$
; \mathrm{E} \leftarrow \mathrm{E}+\mathrm{MEM} 32(\mathrm{~B}, \mathrm{~A} \leftarrow \mathrm{~B}, \mathrm{~A}+\mathrm{MEM} 32)
$$

Function : Addition

Operation data length: 16 bits or 8 bits

Operation $\quad: \quad M \leftarrow M+I M M$
When $\mathrm{m}=$ " 0 "


When $\mathrm{m}=$ " 1 "
$c \mathrm{M} 8$
$\square$
$\square$
$\square$

Description : Adds the contents of memory and immediate value, and stores the result in memory.

- This instruction cannot operate in decimal. Clear flag $D$ to " 0 " when using this instruction.


## Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | V | - | - | - | - | Z | C |

N : Set to " 1 " when MSB of the operation result is " 1. . Otherwise, cleared to " 0. ."
$V$ : Set to " 1 " when the result of the operation (regarded as a signed operation) is a value outside the range of -32768 to $+32767(-128$ to +127 when flag $m=" 1$ "). Otherwise, cleared to " $0 . "$
$Z \quad$ : Set to "1" when the result of the operation is " 0 ." Otherwise, cleared to " 0 ."
C : Set to "1" when the result of the operation (regarded as an unsigned operation) exceeds +65535 (+255 when flag $m=" 1$ "). Otherwise, cleared to " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| DIR | ADDM dd, \#imm | 5116,0316, dd, imm | 4 | 7 |
| ABS | ADDM mmII, \#imm | $5116,0716, \mathrm{II}, \mathrm{mm}, \mathrm{imm}$ | 5 | 7 |

Note : When flag $\mathrm{m}=$ " 0 ," the byte number increases by 1 .

Description example:

| CLM |  |  |
| :--- | :--- | :--- |
| ADDM.W | MEM16, \#IMM16 | $;$ MEM16 $\leftarrow$ MEM16 + IMM16 |
| SEM |  |  |
| ADDM.B | MEM8, \#IMM8 | MEM8 $\leftarrow$ MEM8 + IMM8 |

Function : Addition

Operation data length: 8 bits

Operation $\quad: \quad \mathrm{M} 8 \leftarrow \mathrm{M} 8+\mathrm{IMM} 8$


Description : Adds the contents of memory and immediate value in 8-bit length, and stored the result in memory.

- This instruction is unaffected by flag m.
- This instruction cannot operate in decimal. Clear flag $D$ to " 0 " when using this instruction.


## Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | V | - | - | - | - | Z | C |

N : Set to " 1 " when MSB of the operation result is "1." Otherwise, cleared to "0."
V : Set to " 1 " when the result of the operation (regarded as a signed operation) is a value outside the range of -128 to +127 . Otherwise, cleared to " 0 ."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."
C : Set to "1" when the result of the operation (regarded as an unsigned operation) exceeds +255 . Otherwise, cleared to " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| DIR | ADDMB dd, \#imm | $5116,0216, \mathrm{dd}, \mathrm{imm}$ | 4 | 7 |
| ABS | ADDMB mmll, \#imm | $5116,0616, \mathrm{II}, \mathrm{mm}, \mathrm{imm}$ | 5 | 7 |

Description example:
ADDMB MEM8, \#IMM8 ; MEM8 $\leftarrow$ MEM8 + IMM8
Function : Addition

Operation data length: 32 bits

Operation $: \quad \mathrm{M} 32 \leftarrow \mathrm{M} 32+\mathrm{IMM} 32$


Description : Adds the contents of memory and immediate value in 32-bit length, and stores the result in memory.

- This instruction is unaffected by flag m.
- This instruction cannot operate in decimal. Clear flag $D$ to " 0 " when using this instruction.


## Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | V | - | - | - | - | Z | C |

N : Set to "1" when MSB of the operation result is "1." Otherwise, cleared to "0."
V : Set to " 1 " when the result of the operation (regarded as a signed operation) is a value outside the range of -2147483648 to +2147483647 . Otherwise, cleared to "0."
$Z$ : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."
C : Set to "1" when the result of the operation (regarded as an unsigned operation) exceeds +4294967295. Otherwise, cleared to "0."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :---: | :---: | :---: | :---: | :---: |
| DIR | ADDMD dd, \#imm | 5116, 8316, dd, immıL, immıн, immнц, ітmнн | 7 | 10 |
| ABS | ADDMD mmll, \#imm | $5116,8716, \mathrm{ll}, \mathrm{mm}$, immLL, immıн, immHL, ітmнн | 8 | 10 |

Description example:
ADDMD
MEM32, \#IMM32
; MEM32 $\leftarrow$ MEM32 + IMM32

Function : Addition

Operation data length: 16 bits

Operation $: \quad S \leftarrow S+$ IMM8


Description : Adds the contents of $S$ and 8 -bit immediate value in 16-bit length, and stores the result in $S$.
Extend zero of the immediate value to the 16 -bit immediate value, at the operation.

- This instruction is unaffected by flag m .
- This instruction cannot operate in decimal. Clear flag $D$ to " 0 " when using this instruction.


## Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | V | - | - | - | - | Z | C |

N : Set to "1" when MSB of the operation result is "1." Otherwise, cleared to "0."
V : Set to " 1 " when the result of the operation (regarded as a signed operation) is a value outside the range of -32768 to +32767 . Otherwise, cleared to " 0 ."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."
C : Set to "1" when the result of the operation (regarded as an unsigned operation) exceeds +65535 . Otherwise, cleared to " 0. ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMM | ADDS \#imm | $31_{16,} 0 \mathrm{~A}_{16}, \mathrm{imm}$ | 3 | 2 |

Description example:
ADDS
\#IMM8
; $S \leftarrow S+$ IMM8

Function : Addition

Operation data length: 16 bits or 8 bits

Operation : $\quad \mathrm{X} \leftarrow \mathrm{X}+\mathrm{IMM} \quad$ (IMM $=0$ to 31 )
When $x=" 0$ "


## When $x=" 1 "$



* In this case, the contents of $X_{H}$ do not change.

Description : Adds the contents of $X$ and immediate value ( 0 to 31), and stores the result in $X$.

- This instruction is unaffected by flag $m$.
- This instruction cannot operate in decimal. Clear flag $D$ to "0" when using this instruction.


## Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | V | - | - | - | - | Z | C |

$N$ : Set to " 1 " when MSB of the operation result is "1." Otherwise, cleared to "0."
V : Set to " 1 " when the result of the operation (regarded as a signed operation) is a value outside the range of -32768 to +32767 ( -128 to +127 when flag $x$ is " 1 "). Otherwise, cleared to " 0 ."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."
C : Set to " 1 " when the result of the operation (regarded as an unsigned operation) exceeds +65535 (+255 when flag $x=" 1 ")$. Otherwise, cleared to " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMM | ADDX \#imm | $01_{16,} \mathrm{imm}$ | 2 | 2 |

Note : Any value from 0 to 31 can be set to imm.

## Description example:

| CLP | x |  |
| :--- | :--- | :--- |
| ADDX | \#IMM | $; X \leftarrow X+I M M$ |
| SEP | X |  |
| ADDX | \#IMM | $; X L \leftarrow X L+I M M$ |

## Function : Addition

Operation data length: 16 bits or 8 bits

Operation $: \quad \mathrm{Y} \leftarrow \mathrm{Y}+\mathrm{IMM} \quad(\mathrm{IMM}=0$ to 31$)$
When $\mathrm{x}=$ " 0 "


When $x=" 1 "$


* In this case, the contents of $\mathrm{Y}_{\boldsymbol{H}}$ do not change.

Description : Adds the contents of $Y$ and immediate value (0 to 31), and stores the result in $Y$.

- This instruction is unaffected by flag $m$.
- This instruction cannot operate in decimal. Clear flag $D$ to " 0 " when using this instruction.


## Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | V | - | - | - | - | Z | C |

N : Set to " 1 " when MSB of the operation result is " 1. . Otherwise, cleared to " 0. ."
V : Set to "1" when the result of the operation (regarded as a signed operation) is a value outside the range of -32768 to +32767 ( -128 to +127 when flag $x$ is " 1 "). Otherwise, cleared to " 0 ."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."
C : Set to "1" when the result of the operation (regarded as an unsigned operation) exceeds +65535 (+255 when flag $x=$ "1"). Otherwise, cleared to "0."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMM | ADDY \#imm | $01_{16, ~ i m m+20_{16}}$ | 2 | 2 |

Note : Any value from 0 to 31 can be set to imm.

## Description example:

| CLP | x |  |
| :--- | :--- | :--- |
| ADDX | \#IMM | $; Y \leftarrow Y+I M M$ |
| SEP | $x$ | $; Y L \leftarrow Y\llcorner+I M M$ |
| ADDX | \#IMM |  |

Function : Logical AND

Operation data length: 16 bits or 8 bits

Operation $: \quad A c c \leftarrow A c c \wedge M$
When $m=$ " 0 "


When $m=" 1 "$


* In this case, the contents of Ассн do not change.

Description : Performs logical AND between the contents of Acc and the contents of a memory, and stores the result in Acc.

Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | - | - | - | - | - | Z | - |

$N$ : Set to " 1 " when MSB of the operation result is " 1 ." Otherwise, cleared to " 0. ."
Z : Set to "1" when the operation result is " 0 ." Otherwise, cleared to " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :---: | :---: | :---: | :---: | :---: |
| IMM | AND A, \#imm | 6616, imm (8116, 6616, imm) | 2 (3) | 1 (2) |
| DIR | AND A, dd | $6 \mathrm{~A}_{16}$, dd ( $81{ }_{16}, 6 \mathrm{~A}_{16}$, dd) | 2 (3) | 3 (4) |
| DIR, X | AND A, dd, X | $6 \mathrm{~B}_{16}$, dd (8116, 6B16, dd) | 2 (3) | 4 (5) |
| (DIR) | AND A, (dd) | 1116, 6016, dd (9116, 6016, dd) | 3 (3) | 6 (6) |
| (DIR, X) | AND A, (dd, X) | 1116, 6116, dd (9116, 6116, dd) | 3 (3) | 7 (7) |
| (DIR), Y | AND A, (dd), Y | 1116, 6816, dd (9116, 6816, dd) | 3 (3) | 7 (7) |
| L(DIR) | AND A, L(dd) | 1116, 6216, dd (9116, 6216, dd) | 3 (3) | 8 (8) |
| L(DIR), Y | AND A, L(dd), Y | 1116, 6916, dd (9116, 6916, dd) | 3 (3) | 9 (9) |
| SR | AND A, nn, S | 1116, 6316, nn (9116, 6316, nn) | 3 (3) | 5 (5) |
| (SR), Y | AND A, (nn, S), Y | 1116, 6416, nn (9116, 6416, nn) | 3 (3) | 8 (8) |
| ABS | AND A, mmll | $6 \mathrm{E}_{16}, \mathrm{II}, \mathrm{mm}$ (8116, 6E ${ }_{16}$, II, mm) | 3 (4) | 3 (4) |
| ABS, $X$ | AND A, mmll, X | $6 \mathrm{~F}_{16}$, II, mm (8116, 6F ${ }_{16, \mathrm{II}, \mathrm{mm} \text { ) }}$ | 3 (4) | 4 (5) |
| ABS, Y | AND A, mmll, Y | 1116, 6616, II, mm (9116, 6616, II, mm) | 4 (4) | 5 (5) |
| ABL | AND A, hhmmll | $11_{16,} 6 \mathrm{C}_{16}, \mathrm{II}, \mathrm{mm}$, hh (9116, 6C16, II, mm, hh) | 5 (5) | 5 (5) |
| ABL, X | AND A, hhmmil, X | $11_{16,} 6 \mathrm{D}_{16}, \mathrm{Il}, \mathrm{mm}$, hh (9116, 6D16, II, mm, hh) | 5 (5) | 6 (6) |

Notes 1: This table applies when using accumulator $A$. When using accumulator B, replace "A" with "B" in the syntax. In this case, the machine code,the number of bytes, and the number of cycles enclosed in parentheses are applied.
2: In the immediate addressing mode, the byte number increases by 1 when flag $\mathrm{m}=$ " 0 ."

## Description example:

| CLM |  |  |
| :--- | :--- | :--- |
| AND.W | A, \#IMM16 | $; A \leftarrow A \wedge$ IMM16 |
| AND | B, MEM16 | $; B \leftarrow B \wedge$ MEM16 |
| SEM |  | $; A L \leftarrow A L \wedge$ IMM8 |
| AND.B | A, \#IMM8 | $; B L \leftarrow B L \wedge$ MEM8 |

Function : Logical AND

Operation data length: 8 bits

Operation $\quad: \quad A c c L \leftarrow A c c\llcorner\wedge I M M 8$


Description : Performs logical AND between the contents of Acc. and the immediate value in 8-bit length, and stores the result in Accl.

- This instruction is unaffected by flag $m$.
- The contents of Ассн do not change.


## Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | - | - | - | - | - | Z | - |

$N$ : Set to " 1 " when MSB of the operation result is " 1 ." Otherwise, cleared to " 0. ."
$Z$ : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMM | ANDB A, \#imm | $23_{16}, \mathrm{imm}$ | 2 | 1 |
| IMM | ANDB B, \#imm | $81_{16,} 23_{16}, \mathrm{imm}$ | 3 | 2 |

Description example:
ANDB
A, \#IMM8
; $A L \leftarrow A L \wedge I M M 8$
ANDB
B, \#IMM8
; $B L \leftarrow B L \wedge I M M 8$

Operation data length: 16 bits or 8 bits

Operation $: \quad \mathrm{M} \leftarrow \mathrm{M} \wedge \mathrm{IMM}$
When $\mathrm{m}=$ " 0 "


When $\mathrm{m}=$ " 1 "
$\square \stackrel{\text { M8 }}{\square} \leftarrow \square \wedge$ IMM8

Description : Performs logical AND between the contents of memory and immediate value, and stores the result in the memory.

- This instruction includes the function of the CLB instruction in the conventional 7700 Family.


## Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | - | - | - | - | - | Z | - |

N : Set to "1" when MSB of the operation result is "1." Otherwise, cleared to "0."
Z : Set to "1" when the operation result is "0." Otherwise, cleared to "0."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| DIR | ANDM dd, \#imm | $5116,6316, \mathrm{dd}, \mathrm{imm}$ | 4 | 7 |
| ABS | ANDM mmII, \#imm | $5116,6716, \mathrm{II}, \mathrm{mm}, \mathrm{imm}$ | 5 | 7 |

Note : When flag $m=" 0, "$ the byte number increases by 1 .

Description example:

| CLM |  | MEM16, \#IMM16 |
| :--- | :--- | :--- |
| ANDM.W | MEM1 $6 \leftarrow$ MEM16 $\wedge$ IMM16 |  |
| SEM | MEM8, \#IMM8 | $;$ MEM8 $\leftarrow$ MEM8 $\wedge$ IMM8 |

Function : Logical AND

Operation data length: 8 bits

Operation $\quad: \quad \mathrm{M} 8 \leftarrow \mathrm{M} 8 \wedge \mathrm{IMM} 8$


Description : Performs logical AND between the contents of memory and immediate value in 8-bit length, and stores the result in the memory.

- This instruction is unaffected by flag m.


## Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | - | - | - | - | - | Z | - |

N : Set to " 1 " when MSB of the operation result is "1." Otherwise, cleared to " 0. ."
$Z$ : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| DIR | ANDMB dd, \#imm | $51_{16,6216, ~ d d, ~ i m m ~}^{4}$ | 4 | 7 |
| ABS | ANDMB mmll, \#imm | $5116,6616, \mathrm{II}, \mathrm{mm}, \mathrm{imm}$ | 5 | 7 |

Description example:
ANDMB MEM8, \#IMM8 ; MEM8 $\leftarrow$ MEM8 $\wedge$ IMM8
Function : Logical AND

Operation data length: 32 bits

Operation $\quad: \quad \mathrm{M} 32 \leftarrow \mathrm{M} 32 \wedge \mathrm{IMM} 32$
 ^ IMM32

Description : Performs logical AND between the contents of memory and immediate value in 32-bit length, and stores the result in the memory.

- This instruction is unaffected by flag m .

Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | - | - | - | - | - | Z | - |

N : Set to "1" when MSB of the operation result is "1." Otherwise, cleared to "0."
$Z$ : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| DIR | ANDMD dd, \#imm | 5116, E316, dd, immLL, immLн, immHL, immHH | 7 | 10 |
| ABS | ANDMD mmII, \#imm | 5116, E716, II, mm, immLL, immLL, immHL, immHH | 8 | 10 |

Description example:
ANDMD
MEM32, \#IMM32
; MEM32 $\leftarrow$ MEM32 ^ IMM32

Function : Arithmetic shift to the left

Operation data length: 16 bits or 8 bits

## Operation



When $m=$ " 0 "


When $\mathrm{m}=$ " 1 "


* In this case, the contents of Ассн do not change.

Description : Shifts all bits of Acc or a memory to left by 1 bit. In this time, a "0" is placed in LSB of Acc or the memory. MSB before the shift is placed in flag C.

Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | - | - | - | - | - | Z | C |

N : Set to " 1 " when MSB of the operation result is "1." Otherwise, cleared to " 0 ."
Z : Set to " 1 " when the operation result is " 0. . Otherwise, cleared to " 0 ."
C : Set to " 1 " when MSB of Acc or the memory before the operation is "1." Otherwise, cleared to "0."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| A | ASL A | $03_{16}$ | 1 | 1 |
| A | ASL B | $81_{16}, 03_{16}$ | 2 | 2 |
| DIR | ASL dd | $21_{16}, 0 \mathrm{~A}_{16}, \mathrm{dd}$ | 3 | 7 |
| DIR, X | ASL dd, X | $21_{16,0 \mathrm{~B}_{16}, \mathrm{dd}}$ | 3 | 8 |
| ABS | ASL mmII | $21_{16,0 \mathrm{E}_{16}, \mathrm{II}, \mathrm{mm}}$ | 4 | 7 |
| ABS, X | ASL mmII, X | $2116,0 \mathrm{~F}_{16, \mathrm{II}, \mathrm{mm}}$ | 4 | 8 |

## Description example:

CLM

ASL
ASL
SEM
ASL ASL

A
MEM16

A
MEM8
; $A \leftarrow A$ is arithmetically shifted left by 1 bit.
; MEM16 $\leftarrow$ MEM16 is arithmetically shifted left by 1 bit.
; $A_{L} \leftarrow A_{\llcorner }$is arithmetically shifted left by 1 bit.
; MEM8 $\leftarrow$ MEM8 is arithmetically shifted left by 1 bit.

Function : Arithmetic shift to the left

Operation data length: 16 bits or 8 bits

## Operation



When $\mathrm{m}=$ " 0 "


When $\mathrm{m}=" 1$ "


* In this case, the contents of $\mathrm{A}_{\boldsymbol{н}}$ do not change.

Description : Shifts all bits of $A$ to the left by $n$ bits. In this case, a " 0 " is placed in bit 0 of $A$ each time its contents are shifted by 1 bit. MSB is placed in flag $C$ each time its contents are shifted by 1 bit.

- B cannot be used in this instruction.


## Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | - | - | - | - | - | Z | C |

N : Set to " 1 " when MSB of the operation result is "1." Otherwise, cleared to "0."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."
$C$ : Set to " 1 " if MSB $=$ " 1 " when the contents are shifted by $(n-1)$ bits. Otherwise, cleared to " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| A | ASL A, \#imm | $\mathrm{C}_{116}, \mathrm{imm}+40_{16}$ | 2 | imm +6 |

Note : Any value (number of times shifted) from 0 to 15 can be set to imm.

## Description example:

CLM
ASL $\quad \mathrm{A}, \# 15 \quad ; \mathrm{A} \leftarrow \mathrm{A}$ is arithmetically shifted to the left by 15 bits.
SEM
ASL
A, \#7
; $A_{L} \leftarrow A_{L}$ is arithmetically shifted to the left by 7 bits.

Function : Arithmetic shift to the left

Operation data length: 32 bits

## Operation




Description : Shifts all bits of $E$ in 32-bit length to the left by $n$ bits. In this case, a " 0 " is placed in bit 0 of $E$ each time its contents are shifted by 1 bit. MSB is placed in flag $C$ each time its contents are shifted by 1 bit.

- This instruction is unaffected by flag m.

Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | - | - | - | - | - | Z | C |

$N$ : Set to " 1 " when MSB of the operation result is " 1 ." Otherwise, cleared to " 0. ."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."
$C$ : Set to " 1 " if MSB $=$ " 1 " when the contents are shifted by $(n-1)$ bits. Otherwise, cleared to " 0. ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| A | ASLD E, \#imm | D116, imm+4016 | 2 | imm +8 |

Note : Any value (number of times shifted) from 0 to 31 can be set to imm.

Description example:
ASLD
E, \#16
; $\mathrm{E} \leftarrow \mathrm{E}$ is arithmetically shifted to the left by 16 bits.

Function : Arithmetic shift to the right

Operation data length: 16 bits or 8 bits

## Operation

Description : Shifts all bits of Acc or a memory to the left by 1 bit. In this time, MSB before the shift is placed in MSB of Acc or the memory. LSB before the shift is placed in LSB.

Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | - | - | - | - | - | Z | C |

N : Set to " 1 " when MSB of the operation result is " 1. . Otherwise, cleared to " 0 ."
$Z$ : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."
C : Set to "1" when LSB of Acc or the memory before the operation is "1." Otherwise, cleared to "0."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| A | ASR A | $64_{16}$ | 1 | 1 |
| A | ASR B | $81_{16}, 64_{16}$ | 2 | 2 |
| DIR | ASR dd | $21_{16}, 4 \mathrm{~A}_{16}, \mathrm{dd}$ | 3 | 7 |
| DIR, X | ASR dd, X | $21_{16}, 4 \mathrm{~B}_{16}, \mathrm{dd}$ | 3 | 8 |
| ABS | ASR mmII | $21_{16,4}, 4 \mathrm{E}_{16}, \mathrm{II}, \mathrm{mm}$ | 4 | 7 |
| ABS, X | ASR mmII, X | $21_{16,4 \mathrm{~F}_{16}, \mathrm{II}, \mathrm{mm}}$ | 4 | 8 |

## Description example:

CLM
ASR
ASR
SEM
ASR
ASR

A
MEM16

A
MEM8
; $A \leftarrow A$ is arithmetically shifted to the right by 1 bit. ; MEM16 $\leftarrow$ MEM16 is arithmetically shifted to the right by 1 bit.
; $A_{L} \leftarrow A_{L}$ is arithmetically shifted to the right by 1 bit.
; MEM8 $\leftarrow$ MEM8 is arithmetically shifted to the right by 1 bit.

Function : Arithmetic shift to the right

Operation data length: 16 bits or 8 bits

Operation


When $\mathrm{m}=$ " 1 "

\% In this case, the contents of Ан $^{\text {do }}$ not change.
Description : Shifts all bits of $A$ to the right by $n$ bits. In this time, MSB before the shift is placed in MSB of $A$. LSB is placed in flag $C$ each time its contents are shifted by 1 bit.

- B cannot be used in this instruction.

Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | - | - | - | - | - | Z | C |

N : Set to " 1 " when MSB of the operation result is "1." Otherwise, cleared to " 0. ."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."
$C$ : Set to " 1 " if $L S B=$ " 1 " when the contents are shifted by $(n-1)$ bits. Otherwise, cleared to " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| A | ASR A, \#imm | $\mathrm{C}_{116,}$ imm+8016 | 2 | imm+6 |

Note : Any value (number of times shifted) from 0 to 15 can be set to imm.

## Description example:

CLM
ASR A, \#15 ; A $\leftarrow \mathrm{A}$ is arithmetically shifted to the right by 15 bits.
SEM
ASR
A, \#7 ; $A_{L} \leftarrow A_{L}$ is arithmetically shifted to the right by 7 bits.

Function : Arithmetic shift to the right

Operation data length: 32 bits

## Operation



Description : Shifts all bits of $E$ in 32-bit length to the right by $n$ bits. In this time, MSB before the shift is placed in MSB of $E$. LSB is placed in flag $C$ each time its contents are shifted by 1 bit.

- This instruction is unaffected by flag m.


## Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | - | - | - | - | - | Z | C |

$N$ : Set to " 1 " when MSB of the operation result is " 1 ." Otherwise, cleared to " 0. .
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to "0."
C : Set to " 1 " if $L S B=$ " 1 " when the contents are shifted by $(n-1)$ bits. Otherwise, cleared to " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :---: | :---: | :---: |
| A | ASRD E, \#imm | $\mathrm{D} 116, \mathrm{imm}+80_{16}$ | 2 | imm +8 |

Note : Any value (number of times shifted) from 0 to 31 can be set to imm.
Description example:
ASRD
E, \#16
; $\mathrm{E} \leftarrow \mathrm{E}$ is arithmetically shifted to the right by 16 bits.

Function : Conditional branch

Operation data length: 16 bits or 8 bits

Operation : Relative branch to the specified address when $M$ (bit $n$ ) = " 0 " ( n specifies a bit position; multiple bits can be specified.)

Description : Branches to the specified address if the contents of all specified bits in memory (multiple bits can be specified) are " 0 "s. Use an 8 -bit value relative to PC $(-128$ to +127$)$ to specify the branch destination address. The bit positions to be tested are indicated by a bit pattern of the immediate value, in which the bits set to " 1 " are the subject bits to be tested.

- When $m=" 0$ " : This instruction operates in 16-bit length.

When $m=1$ " : This instruction operates in 8 -bit length.

- Branches when no bit is specified that need to be tested.


## Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| DIR, b, R | BBC \#imm, dd, rr | $41_{16,} 5 \mathrm{~A}_{16}, \mathrm{dd}, \mathrm{imm}, \mathrm{rr}$ | 5 | 9 |
| ABS, b, R | BBC \#imm, mmll, rr | $41_{16,5 \mathrm{E}_{16}, \mathrm{II}, \mathrm{mm}, \mathrm{imm}, \mathrm{rr}}$ | 6 | 9 |

Note : When flag $\mathrm{m}=$ " 0 ," the byte number increases by 1 .

## Description example:

CLM
BBC.W \#IMM16, MEM16, LABEL1 ; Branches to LABEL1 if all specified bits in MEM16 are "0"s.
SEM
BBC.B \#IMM8, MEM8, LABEL2 ; Branches to LABEL2 if all specified bits in MEM8 are "0"s.

Function : Conditional branch

Operation data length: 8 bits

Operation : Relative branch to the specified address when M8 (bit $n$ ) = "0" ( n specifies a bit position; multiple bits can be specified.)

Description : Branches to the specified address if the contents of all specified bits in memory (multiple bits can be specified) are " 0 "s. Use an 8 -bit value relative to PC $(-128$ to +127$)$ to specify the branch destination address. The bit positions to be tested are indicated by a bit pattern of the 8 -bit immediate value, in which the bits set to " 1 " are the subject bits to be tested.

- Branches if no bit is specified that need to be tested.
- This instruction is unaffected by flag m.

Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| DIR, b, R | BBCB \#imm, dd, rr | 5216, dd, imm, rr | 4 | 8 |
| ABS, b, R | BBCB \#imm, mmll, rr | 5716, II, mm, imm, rr | 5 | 8 |

Description example:
BBCB \#IMM8, MEM8, LABEL ; Branches to LABEL if all specified bits in MEM8 are 0s.

Function : Conditional branch

Operation data length: 16 bits or 8 bits

Operation : Relative branch to the specified address when M (bit n ) = "1" ( n specifies a bit position; multiple bits can be specified.)

Description : Branches to the specified address if the contents of all specified bits in memory (multiple bits can be specified) are "1"s. Use an 8 -bit value relative to PC $(-128$ to +127$)$ to specify the branch destination address. The bit positions to be tested are indicated by a bit pattern of the immediate value, in which the bits set to " 1 " are the subject bits to be tested.

- When $m=" 0$ " : This instruction operates in 16-bit length.

When $m=1 "$ : This instruction operates in 8 -bit length.

- Branches if no bit is specified that need to be tested.


## Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| DIR, b, R | BBS \#imm, dd, rr | $41_{16,4 A_{16}, ~ d d, ~ i m m, ~ r r ~}^{5}$ | 5 | 9 |
| ABS, b, R | BBS \#imm, mmll, rr | $41_{16,4 \mathrm{E}_{16}, \mathrm{II}, \mathrm{mm}, \mathrm{imm}, \mathrm{rr}}$ | 6 | 9 |

Note : When flag $\mathrm{m}=$ " 0 ," the byte number increases by 1 .

## Description example:

CLM
BBS.W \#IMM16, MEM16, LABEL1 ; Branches to LABEL1 if all specified bits in MEM16 are "1"s.
SEM
BBS.B \#IMM8, MEM8, LABEL2 ; Branches to LABEL2 if all specified bits in MEM8 are " 1 "s.

Function : Conditional branch

Operation data length: 8 bits

Operation : Relative branch to the specified address when M8 (bit $n$ ) ="1" ( n specifies a bit position; multiple bits can be specified.)

Description : Branches to the specified address if the contents of all specified bits in memory (multiple bits can be specified) are "1"s. Use an 8 -bit value relative to PC $(-128$ to +127$)$ to specify the branch destination address. The bit positions to be tested are indicated by a bit pattern of the 8 -bit immediate value, in which the bits set to " 1 " are the subject bits to be tested.

- Branches if no bit is specified that need to be tested.
- This instruction is unaffected by flag m.

Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| DIR, b, R | BBSB \#imm, dd, rr | 4216, dd, imm, rr | 4 | 8 |
| ABS, b, R | BBSB \#imm, mmll, rr | 4716, II, mm, imm, rr | 5 | 8 |

Description example:
BBSB \#IMM8, MEM8, LABEL ; Branches to LABEL if all specified bits in MEM8 are "1"s.

Function : Conditional branch

Operation data length: -

Operation : Relative branch to the specified address when $\mathrm{C}=$ " 0 ."

Description : Branches to the specified address if flag C is " 0 ." Use an 8 -bit value relative to PC ( -128 to $+127)$ to specify the branch destination address.

Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| REL | BCC rr | $9016, \mathrm{rr}$ | 2 | 6 |

Description example:
BCC
LABEL
Branches to LABEL if C = " 0 ."

Function : Conditional branch

Operation data length:

Operation : Relative branch to the specified address when $C=" 1 . "$

Description : Branches to the specified address if flag C is "1." Use an 8 -bit value relative to PC ( -128 to $+127)$ to specify the branch destination address.

## Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| REL | $\mathrm{BCS} r r$ | $\mathrm{~B}_{16, \mathrm{rr}}$ | 2 | 6 |

Description example:
BCS LABEL ; Branches to LABEL if $\mathrm{C}=$ " 1. ."

Function : Conditional branch

Operation data length:

Operation : Relative branch to the specified address when $\mathrm{Z}=$ " 1 ."

Description : Branches to the specified address if flag $Z$ is "1." Use an 8 -bit value relative to PC ( -128 to $+127)$ to specify the branch destination address.

## Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| REL | BEQ rr | F016, rr | 2 | 6 |

Description example:
BEQ
LABEL
Branches to LABEL if $Z=$ " 1 ."

Function : Conditional branch

## Operation data length:

Operation : Relative branch to the specified address when $\mathrm{N} \forall \mathrm{V}=$ " 0 ."

Description : Branches to the specified address if the contents of flags N and V are the same. Use an 8bit value relative to PC $(-128$ to +127$)$ to specify the branch destination address.

- Branches when the result of the compare instruction or the subtract instruction satisfies "Greater or Equal $\geq$ " condition.

Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| REL | BGE rr | $\mathrm{C}_{16}, \mathrm{rr}$ | 2 | 6 |

Description example:
BGE LABEL ; Branches to LABEL if $N \forall V=$ " 0 ."

Function : Conditional branch

Operation data length: -

Operation : Relative branch to the specified address when $\mathrm{Z}=$ " 0 " and $\mathrm{N} \forall \mathrm{V}=$ " 0 ."

Description : Branches to the specified address if flag Z is " 0 " and the contents of flags N and V are the same. Use an 8-bit value relative to PC $(-128$ to +127$)$ to specify the branch destination address.

- Branches when the result of the compare instruction or the subtract instruction satisfies signed "Greater than >" condition.

Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| REL | BGT rr | $80_{16, ~ r r ~}^{2}$ | 6 |  |

Description example:
BGT LABEL ; Branches to LABEL if $Z=$ " 0 " and $N \forall V=$ " 0 ."

Function : Conditional branch

## Operation data length:

Operation : Relative branch to specified address if $C=$ " 1 " and flag $Z=$ " 0 ."

Description : Branches to the specified address if flag C is " 1 " and flag Z is " 0 ." Use an 8 -bit value relative to PC $(-128$ to +127$)$ to specify the branch destination address.

- Branches when the result of the compare instruction or the subtract instruction satisfies unsigned "Greater than >" condition.

Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| REL | BGTU rr | $4016, \mathrm{rr}$ | 2 | 6 |

Description example:
BGTU
LABEL
; Branches to LABEL if $C=" 1$ " and $Z=" 0$."

Function : Conditional branch

Operation data length: -

Operation : Relative branch to specified address when $\mathrm{Z}=$ " 1 " or $\mathrm{N} \forall \mathrm{V}=$ " 1 ."

Description : Branches to the specified address if flag Z is " 1 " or the contents of flags N and V are different. Use an 8-bit value relative to PC $(-128$ to +127$)$ to specify the branch destination address.

- Branches when the result of the compare instruction or the subtract instruction satisfies signed "Less or Equal $\leq$ " condition.

Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| REL | BLE rr | $\mathrm{A} 016, \mathrm{rr}$ | 2 | 6 |

## Description example:

BLE LABEL ; Branches to LABEL if $Z=" 1$ " and $N \forall V=" 1$."

Function : Conditional branch

Operation data length:

Operation : Relative branch to the specified address if $C=" 0$ " or $Z=" 1$."

Description : Branches to the specified address if flag C is "0" or flag Z is " 1 ." Use an 8 -bit value relative to PC (-128 to +127 ) to specify the branch destination address.

- Branches when the result of the compare instruction or the subtract instruction satisfies unsigned "Less or Equal $\leq$ " condition.

Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| REL | BLEU rr | $60_{16}, \mathrm{rr}$ | 2 | 6 |

Description example:
BLEU
LABEL
; Branches to LABEL if $C=" 0$ " or $Z=" 1$."

Function : Conditional branch

Operation data length: -

Operation : Relative branch to specified address when $\mathrm{N} \forall \mathrm{V}=$ "1."

Description : Branches to the specified address if the contents of flags N and V are different. Use an 8-bit value relative to PC $(-128$ to +127$)$ to specify the branch destination address.

- Branches when the result of the compare instruction or the subtract instruction satisfies "Less than <" condition.

Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| REL | BLT rr | $\mathrm{E}_{16}, \mathrm{rr}$ | 2 | 6 |

Description example:
BLT LABEL ; Branches to LABEL if $\mathrm{N} \forall \mathrm{V}=$ "1."

Function : Conditional branch

Operation data length:

Operation : Relative branch to specified address if $\mathrm{N}=$ " 1 ."

Description : Branches to the specified address if flag N is "1." Use an 8-bit value relative to PC ( -128 to $+127)$ to specify the branch destination address.

## Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax |  | Machine code | Bytes |
| :--- | :--- | :--- | :---: | :---: |
| Cycles |  |  |  |  |
| REL | BMI rr | $30_{16, ~ r r ~}$ | 2 | 6 |

Description example:
BMI LABEL ; Branches to LABEL if $N=$ "1."

Function : Conditional branch

Operation data length: -

Operation : Relative branch to the specified address if $Z=$ "0."

Description : Branches to the specified address if flag $Z$ is " 0 ." Use an 8 -bit value relative to PC ( -128 to $+127)$ to specify the branch destination address.

Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| REL | BNE rr | $\mathrm{DO}_{16}, \mathrm{rr}$ | 2 | 6 |

Description example:
BNE LABEL ; Branches to LABEL if $Z=$ " 0 ."

Function : Conditional branch

Operation data length:

Operation : Relative branch to the specified address when $\mathrm{N}=$ " 0. ."

Description : Branches to the specified address if flag N is " 0 ." Use an 8 -bit value relative to $\mathrm{PC}(-128$ to $+127)$ to specify the branch destination address.

## Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| REL | BPL rr | $1016, \mathrm{rr}$ | 2 | 6 |

Description example:
BPL
LABEL
; Branches to LABEL if $\mathrm{N}=$ " 0 ."

Function : Unconditional branch

Operation data length:

Operation $\quad: \quad P C \leftarrow P C+c n t+R E L \quad$ (cnt : byte number of the BRA/BRAL instruction)

Description : Branches always to the specified address. Use an 8-bit value relative to PC (BRA : -128 to +127 ) or a 16-bit value relative to PC (BRAL : -32768 to +32767 ) after the branch instruction execution to specify the branch destination address.

Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| REL | BRA rr | 2016, rr | 2 | 5 |
|  | BRAL rrurrL | A716, rrL, rrH | 3 | 5 |

Description example:

| BRA | REL8 | ; Branches to address $(P C+2+$ REL8 $)$ |
| :--- | :--- | :--- |
| BRAL | REL16 | ; Branches to address $(P C+3+$ REL16 $)$ |

Function : Software interrupt

Operation data length:

## Operation : Generate a BRK interrupt

Description : Saves the address where the instruction next to the BRK instruction is stored and the PS contents in order of PG, PC, and PS to the stack. Then, branches to the address whose loworder address is the contents of address FFFA ${ }_{16}$ and high-order address is the contents of address FFFB $_{16}$.

- This instruction is reserved for use in debug tools and cannot be used when using an emulator.


## Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | 1 | - | - |

I : Set to "1."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMP | BRK | $00_{16,} 74_{16}$ | 2 | 15 |

Description example:
BRK

Function : Conditional branch

Operation data length: 16 bits or 8 bits

Operation : Relative branch to the specified address when A (bit n$)=0$ or M (bit n$)=0(\mathrm{n}=0$ to 15 . Only 1 bit can be specified).

Description : Branches to the specified address if the contents of the specified bit of A or a memory is " 0 ." Use an 8-bit value relative to PC $(-128$ to +127$)$ to specify the branch address.

- When $m=$ " 0 " : Any 1 bit between b0 to b15 can be specified.

When $m=" 1 "$ : Any 1 bit between $b 0$ to $b 7$ can be specified.

- B cannot be used in this instruction.

Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :---: | :---: | :---: | :---: | :---: |
| A | BSC n, A, rr | 0116, $\mathrm{n}+\mathrm{A} 016, \mathrm{rr}$ | 3 | 7 |
| DIR | BSC n, dd, rr | 7116, $\mathrm{n}+\mathrm{A} 016, \mathrm{dd}$, rr | 4 | 11 |
| ABS | BSC n, mmll, rr | $71{ }_{16}, \mathrm{n}+\mathrm{EO}_{16}, \mathrm{ll}, \mathrm{mm}, \mathrm{rr}$ | 5 | 10 |

Note : Any value from 0 to 15 can be set to $n$.

Description example:
CLM
BSC 8, A, LABEL1 ; Branches to LABEL1 if b8 of $A$ is "0."
BSC 15, MEM16, LABEL2 ; Branches to LABEL2 if b15 of MEM16 is "0."
SEM
BSC
7, A, LABEL3 ; Branches to LABEL3 if b7 of $A$ is " 0 ."
7, MEM8, LABEL4 ; Branches to LABEL4 if b7 of MEM8 is "0."

Function : Subroutine call

Operation data length:

Operation : Stack $\leftarrow \mathrm{PC}$
$P C \leftarrow P C+2+R E L$

Description : Branches to the specified address after saving the PC contents to the stack. Use an 11-bit value relative to PC $(-1024$ to +1023$)$ to specify the branch address.

* This instruction cannot be used in branching across bank boundaries.
* Do not place this instruction at bank boundaries.


## Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :---: | :---: | :---: |
| REL | BSR rr | $\left(11111 b_{10} b_{9} b_{8}\right)_{2},\left(b_{7} b_{6} b_{5} b_{4} b_{3} b_{2} b_{1} b_{0}\right)_{2}$ <br> * b10 to bo means "b10 to b0 of rr." | 2 | 7 |

Note : Any value from -1023 to 1024 (11-bit length) can be set to rr.

Description example:
BSR
LABEL
; Branches to LABEL

Function : Conditional branch

Operation data length: 16 bits or 8 bits

Operation : Relative branch to the specified address when $\mathrm{A}($ bit n$)=" 1$ " or $\mathrm{M}($ bit n$)=" 1$ " $(\mathrm{n}=0$ to 15 . Only 1 bit can be specified).

Description : Branches to the specified address if the contents of the specified bit of A or a memory is "1." Use an 8-bit value relative to PC $(-128$ to +127$)$ to specify the branch address. The bit position to be tested is specified by the bit number.

- When $m=$ " 0 " : Any 1 bit between b0 to b15 can be specified. When $m=" 1 "$ : Any 1 bit between $b 0$ to $b 7$ can be specified.
- B cannot be used in this instruction.


## Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| A | BSS n, A, rr | $01_{16, ~}+80_{16}, r r$ | 3 | 7 |
| DIR | BSS n, dd, rr | $71_{16}, \mathrm{n}+80_{16}, \mathrm{dd}, \mathrm{rr}$ | 4 | 11 |
| ABS | BSS n, mmII, rr | $71_{16, \mathrm{n}+\mathrm{C} 016, \mathrm{II}, \mathrm{mm}, \mathrm{rr}}$ | 5 | 10 |

Note : Any value from 0 to 15 can be set to $n$.

## Description example:

CLM
BSS
BSS
8, A, LABEL1 ; Branches to LABEL1 if b8 of $A$ is "1."
SEM
BSS
7, A, LABEL3 ; Branches to LABEL3 if b7 of $A$ is "1."
BSS
7, MEM8, LABEL4 ; Branches to LABEL4 if b7 of MEM8 is " 1 ."

Function : Conditional branch

Operation data length:

Operation : Relative branch to the specified address when $\mathrm{V}=$ " 0 ."

Description : Branches to the specified address if the contents of flag V is " 0 ." Use an 8 -bit value relative to PC $(-128$ to +127$)$ to specify the branch address.

Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| REL | BVC rr | $5016, \mathrm{rr}$ | 2 | 6 |

Description example:
BVC LABEL ;Branches to LABEL if $\mathrm{V}=$ " 0 ."

Function : Conditional branch

Operation data length: -

Operation : Relative branch to the specified address when $\mathrm{V}=$ "1."

Description : Branches to the specified address if the contents of flag V are "1." Use an 8 -bit value relative to PC $(-128$ to +127$)$ to specify the branch address.

Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| REL | BVS rr | $70_{16, ~ r r ~}^{2}$ | 2 | 6 |

Description example:
BVS LABEL ; Branches to LABEL if $\mathrm{V}=$ " 1 ."

Function : Comparison \& Conditional branch

Operation data length: 16 bits or 8 bits

Operation : Relative branch to the specified address when $A c c=I M M$ or $M=I M M$.

Description : Branches to the specified address if the contents of Acc or a memory are equal to the immediate value. Use an 8 -bit value relative to PC $(-128$ to +127$)$ to specify the branch address.

- When $m=$ " 0 " : This instruction operates in 16-bit length.

When $m=" 1 "$ : This instruction operates in 8-bit length.

## Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | V | - | - | - | - | Z | C |

$\mathrm{N}: \quad$ Set to " 1 " when MSB of the operation result is "1." Otherwise, cleared to " 0 ."
V : Set to " 1 " when the result of the operation (regarded as a signed operation) is a value outside the range of -32768 to $+32767(-128$ to +127 when flag $m$ is " 1 "). Otherwise, cleared to " 0 ."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."
C : Cleared to "0" when the borrow is occurs. Otherwise, set to "1."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| A | CBEQ A, \#imm, rr | A616, imm, rr | 3 | 6 |
| A | CBEQ B, \#imm, rr | 8116, A616, imm, rr | 4 | 7 |
| DIR | CBEQ dd, \#imm, rr | $4116,6 A_{16, ~ d d, ~ i m m, ~ r r ~}^{2}$ | 5 | 9 |

Note : When flag $m=$ " 0 ," the byte number increases by 1 .

Description example:

| CLM |  | ; Branches to LABEL1 if $A=I M M 16$. |
| :--- | :--- | :--- |
| CBEQ.W | A, \#IMM16, LABEL1 | ; Branches to LABEL2 if MEM16 $=I M M 16$. |
| CBEQ.W | MEM16, \#IMM16, LABEL2 | ; Branches to LABEL3 if $B L=I M M 8$. |

Function : Comparison \& Conditional branch

Operation data length: 8 bits

Operation : Relative branch to the specified address when $\mathrm{Acc} L=\mathrm{IMM8}$ or $\mathrm{M} 8=\mathrm{IMM8}$.

Description : Branches to the specified address if the contents of AccL or a memory are equal to the immediate value when they are compared in 8-bit length. Use an 8-bit value relative to PC $(-128$ to +127$)$ to specify the branch address.

- This instruction is unaffected by flag $m$.


## Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | V | - | - | - | - | Z | C |

N : Set to " 1 " when MSB of the operation result is " 1. ." Otherwise, cleared to " 0. ."
V : Set to " 1 " when the result of the operation (regarded as a signed operation) is a value outside the range of -128 to +127 . Otherwise, cleared to " 0 ."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."
C : Cleared to "0" when the borrow occurs. Otherwise, set to "1."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| A | CBEQB A, \#imm, rr | A2 ${ }_{16}, \mathrm{imm}, \mathrm{rr}$ | 3 | 6 |
| A | CBEQB B, \#imm, rr | 81 ${ }_{16}$, A216, imm, rr | 4 | 7 |
| DIR | CBEQB dd, \#imm, rr | 6216, dd, imm, rr | 4 | 8 |

Description example:

| CBEQB | A, \#IMM8, LABEL1 | ; Branches to LABEL1 if $A L=I M M 8$. |
| :--- | :--- | :--- |
| CBEQB | MEM8, \#IMM8, LABEL2 | ; Branches to LABEL2 if MEM8 $=I M M 8$. |

Function : Comparison \& Conditional branch

Operation data length: 16 bits or 8 bits

Operation : Relative branch to the specified address when Acc $\neq \mathrm{IMM}$ or $\mathrm{M} \neq \mathrm{IMM}$.

Description : Branches to the specified address if the contents of Acc or a memory are not equal to the immediate value. Use an 8-bit value relative to PC $(-128$ to +127$)$ to specify the branch address.

- When $m=" 0$ " : This instruction operates in 16-bit length.

When $m=" 1 "$ : This instruction operates in 8-bit length.

* In this case, the contents of Ассн do not change.


## Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | V | - | - | - | - | Z | C |

N : Set to "1" when MSB of the operation result is "1." Otherwise, cleared to "0."
V : Set to " 1 " when the result of the operation (regarded as a signed operation) is a value outside the range of -32768 to $+32767(-128$ to +127 when flag $m$ is " 1 "). Otherwise, cleared to " 0 ."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."
C : Cleared to "0" when the borrow occurs. Otherwise, set to " 1. ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| A | CBNE A, \#imm, rr | B616, imm, rr | 3 | 6 |
| A | CBNE B, \#imm, rr | 8116, B616, imm, rr | 4 | 7 |
| DIR | CBNE dd, \#imm, rr | 4116, 7A16, dd, imm, rr | 5 | 9 |

Note : When flag $\mathrm{m}=$ " 0 ," the byte number increases by 1 .

## Description example:

CLM
CBNE.W A, \#IMM16, LABEL1 ; Branches to LABEL1 if A $\neq$ IMM16.
CBNE.W
MEM16, \#IMM16, LABEL2
; Branches to LABEL2 if MEM16 $=$ IMM16.

Function : Comparison \& Conditional branch

Operation data length: 8 bits

Operation : Relative branch to the specified address when Acc $\llcorner\neq \mathrm{IMM}$ 8 or M8 $\neq \mathrm{IMM}$.

Description : Branches to the specified address if the contents of Accl or a memory are equal to the immediate value when they are compared in 8-bit length. Use an 8-bit value relative to PC $(-128$ to +127$)$ to specify the branch address.

- This instruction is unaffected by flag m.

Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | V | - | - | - | - | Z | C |

$N$ : Set to " 1 " when MSB of the operation result is " 1 ." Otherwise, cleared to " 0. ."
V : Set to "1" when the result of the operation (regarded as a signed operation) is a value outside the range of -128 to +127 . Otherwise, cleared to " 0 ."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."
C : Cleared to "0" when the borrow occurs. Otherwise, set to "1."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| A | CBNEB A, \#imm, rr | B216, imm, rr | 3 | 6 |
| A | CBNEB B, \#imm, rr | 8116, B216, imm, rr | 4 | 7 |
| DIR | CBNEB dd, \#imm, rr | 7216, dd, imm, rr | 4 | 8 |

Description example:
CBNEB
A, \#IMM8, LABEL1
; Branches to LABEL1 if $A L \neq I M M 8$.
CBNEB
MEM8, \#IMM8, LABEL2
; Branches to LABEL2 if MEM8 $\neq$ IMM8.

Function : Flag manipulation

Operation data length:

## Operation $\quad: \quad \mathrm{C} \leftarrow 0$

Description : Clears the contents of flag C to " 0 ."

## Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | 0 |

C : Cleared to "0."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMP | CLC | 1416 | 1 | 1 |

Description example:
CLC

$$
; C \leftarrow 0
$$

Function : Flag manipulation

Operation data length:

Operation $: \quad \mathrm{I} \leftarrow 0$

Description : Clears the contents of flag I to "0."

## Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | 0 | - | - |

I : Cleared to "0."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMP | CLI | 1516 | 1 | 3 |

Description example:
CLI
$; 1 \leftarrow 0$

Function : Flag manipulation

Operation data length:

## Operation $\quad: \quad \mathrm{m} \leftarrow 0$

Description : Clears the contents of flag m to " 0 ."

## Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | 0 | - | - | - | - | - |

m : Cleared to "0."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMP | CLM | 4516 | 1 | 3 |

Description example:

$$
\text { CLM } \quad ; \mathrm{m} \leftarrow 0
$$

Function : Flag manipulation

Operation data length: -

Operation : $\quad \mathrm{PS}\llcorner($ bit n$) \leftarrow 0$ ( $\mathrm{n}=0$ to 7 . Multiple bits can be specified.)

Description : Clears the specified flags (multiple flags can be specified) of PSL to " 0 ." The flag positions (bits' positions in $P S_{L}$ ) to be specified are indicated by a bit pattern of an 8-bit immediate value, in which the bits set to " 1 " are the subject bits to be specified.

- This instruction is unaffected by flag m.

PS


Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | V | m | x | D | I | Z | C |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMM | CLP \#imm | 9816, imm | 2 | 4 |

Description example:
CLP
\#IMM8
; The specified bits of $\mathrm{PS}\llcorner\leftarrow 0$

Function : Clear

Operation data length: 16 bits or 8 bits

Operation $\quad: \quad$ Acc $\leftarrow 0$
When $\mathrm{m}=$ " 0 "


When $m=" 1 "$


* In this case, the contents of Ассн do not change.

Description : Clears the contents of Acc to " 0 ."

Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | 0 | - | - | - | - | - | 1 | - |

$N$ : Always cleared to " 0 " because MSB of the operation result is " 0. ."
Z : Always set to " 1 " because the operation result is " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| A | CLR A | $54_{16}$ | 1 | 1 |
| A | CLR B | $8116,54_{16}$ | 2 | 2 |

Description example:

| CLM |  |  |
| :--- | :--- | :--- |
| CLR | A | $; \mathrm{A} \leftarrow 000016$ |
| CLR | B | $; \mathrm{B} \leftarrow 000016$ |
| SEM |  | $; \mathrm{AL} \leftarrow 0016$ |
| CLR | A | $; \mathrm{BL} \leftarrow 0016$ |

Function : Clear

Operation data length: 8 bits

Operation : Acc $\left\llcorner\leftarrow 00_{16}\right.$


Description : Clears the contents of Acclto "0016."

- The contents of Ассн do not change.
- This instruction is unaffected by flag m.


## Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | 0 | - | - | - | - | - | 1 | - |

$N$ : Always cleared to " 0 " because MSB of the operation result is " 0 ."
$Z$ : Always set to " 1 " because the operation result is " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| A | CLRB A | $44_{16}$ | 1 | 1 |
| A | CLRB B | 8116,4416 | 2 | 2 |

Description example:
CLRB
A
; $\mathrm{AL} \leftarrow 00_{16}$
CLRB
B
$\mathrm{BL} \leftarrow 00_{16}$

Function : Clear

Operation data length: 16 bits or 8 bits

Operation $\quad: \quad \mathrm{M} \leftarrow 0$
When $\mathrm{m}=$ " 0 "


When $m=" 1 "$

$$
\begin{aligned}
& \text { M8 } \\
& \square
\end{aligned} 00_{16}
$$

Description : Clears the contents of a memory to "0."

## Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| DIR | CLRM dd | D216, dd | 2 | 5 |
| ABS | CLRM mmII | D716, II, mm | 3 | 5 |

Description example:

| CLM |  |  |
| :--- | :--- | :--- |
| CLRM | MEM16 | MEM1 $6 \leftarrow 000016$ |
| SEM | MEM8 | MEM $8 \leftarrow 00{ }_{16}$ |

Function : Clear

Operation data length: 8 bits

Operation $\quad: \quad \mathrm{M} 8 \leftarrow 00_{16}$


Description : Clears the contents of a memory to " 0 " in 8 -bit length.

- This instruction is unaffected by flag m .


## Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| DIR | CLRMB dd | C216, dd | 2 | 5 |
| ABS | CLRMB mmII | C716, II, mm | 3 | 5 |

Description example:
CLRMB
MEM8
; MEM8 $\leftarrow 00_{16}$

Function : Clear

Operation data length: 16 bits or 8 bits

Operation $\quad: \quad X \leftarrow 0$
When $x=$ " 0 "


## When $x=" 1 "$



* In this case, the contents of $X_{H}$ do not change.

Description : Clears the contents of $X$ to " 0 ."

- This instruction is unaffected by flag m.


## Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | 0 | - | - | - | - | - | 1 | - |

N : Always cleared to " 0 " because MSB of the operation result is "0."
Z : Always set to " 1 " because the operation result is " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMP | CLRX | $\mathrm{E}_{116}$ | 1 | 1 |

Description example:

| CLP | x | $; \mathrm{X} \leftarrow 000{ }_{16}$ |
| :--- | :--- | :--- |
| CLRX | x | $; \mathrm{XL} \leftarrow 00{ }_{16}$ |

Function : Clear

Operation data length: 16 bits or 8 bits

Operation $\quad: \quad Y \leftarrow 0$
When $\mathrm{x}=$ " 0 "

|  | Y |
| :--- | :--- |

When $x=" 1 "$
$\square \stackrel{Y L}{ } \leftarrow 00_{16}$

* In this case, the contents of $\mathrm{Y}_{\boldsymbol{н}}$ do not change.

Description : Clears the contents of Y to " 0 ."

- This instruction is unaffected by flag m.

Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | 0 | - | - | - | - | - | 1 | - |

$N$ : Always cleared to " 0 " because MSB of the operation result is " 0. ."
$Z$ : Always set to " 1 " because the operation result is " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMP | CLRY | $\mathrm{F}_{16}$ | 1 | 1 |

Description example:

| CLP | $x$ | $; Y \leftarrow 000{ }_{16}$ |
| :--- | :--- | :--- |
| CLRY | $x$ | $; Y L \leftarrow 00{ }_{16}$ |

Function : Flag manipulation

Operation data length:

Operation $\quad: \quad V \leftarrow 0$

Description : Clears the contents of flag V to " 0 ."

Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | 0 | - | - | - | - | - | - |

V : Cleared to "0."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMP | CLV | 6516 | 1 | 1 |

Description example:

$$
\text { CLV } \quad ; \vee \leftarrow 0
$$

Function : Comparison

Operation data length: 16 bits or 8 bits

Operation : Acc - M
When $\mathrm{m}=$ " 0 "


When $\mathrm{m}=$ " 1 "


Description : Subtracts the contents of a memory from the contents of Acc. The result is not stored anywhere.

Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | V | - | - | - | - | Z | C |

N : Set to "1" when MSB of the operation result is " 1 ." Otherwise, cleared to " 0. ."
V : Set to "1" when the result of the operation (regarded as a signed operation) is a value outside the range of -32768 to +32767 ( -128 to +127 when flag $m$ is " 1 "). Otherwise, cleared to " 0 ."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."
C : Cleared to "0" when the borrow occurs. Otherwise, set to "1."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :---: | :---: | :---: | :---: | :---: |
| IMM | CMP A, \#imm | 4616, imm (8116, 4616, imm) | 2 (3) | 1 (2) |
| DIR | CMP A, dd | $4 \mathrm{~A}_{16}$, dd (8116, 4A16, dd) | 2 (3) | 3 (4) |
| DIR, X | CMP A, dd, X | $4 \mathrm{~B}_{16}$, dd (8116, 4B16, dd) | 2 (3) | 4 (5) |
| (DIR) | CMP A, (dd) | 1116, 4016, dd (9116, 4016, dd) | 3 (3) | 6 (6) |
| (DIR, X) | CMP A, (dd, X) | 1116, 4116, dd (9116, $41{ }_{16}$, dd) | 3 (3) | 7 (7) |
| (DIR), Y | CMP A, (dd), Y | 1116, 4816, dd (9116, 4816, dd) | 3 (3) | 7 (7) |
| L(DIR) | CMP A, L(dd) | 1116, 4216, dd (9116, 4216, dd) | 3 (3) | 8 (8) |
| L(DIR), Y | CMP A, L(dd), Y | 1116, 4916, dd (9116, 4916, dd) | 3 (3) | 9 (9) |
| SR | CMP A, nn, S | 1116, 4316, nn (9116, 4316, nn) | 3 (3) | 5 (5) |
| (SR), Y | CMP A, (nn, S), Y | 1116, 4416, nn (9116, 4416, nn) | 3 (3) | 8 (8) |
| ABS | CMP A, mmll | 4E16, II, mm (8116, 4E16, II, mm) | 3 (4) | 3 (4) |
| ABS, X | CMP A, mmil, X | 4F16, II, mm (81 ${ }_{16,}$ 4F16, II, mm) | 3 (4) | 4 (5) |
| ABS, Y | CMP A, mmil, Y | 1116, 4616, II, mm (9116, 4616, II, mm) | 4 (4) | 5 (5) |
| ABL | CMP A, hhmmll | 1116, 4C16, II, mm, hh (9116, 4C $16, \mathrm{II}, \mathrm{mm}$, hh) | 5 (5) | 5 (5) |
| ABL, X | CMP A, hhmmll, X | 1116, 4D16, II, mm, hh (9116, 4D ${ }^{\text {d }}$, II, mm, hh) | 5 (5) | 6 (6) |

Notes 1: This table applies when using accumulator $A$. When using accumulator $B$, replace " $A$ " with " $B$ " in the syntax. In this case, the machine code, the number of bytes, and the number of cycles enclosed in parentheses are applied.
2: In the immediate addressing mode, the byte number increases by 1 when flag $\mathrm{m}=$ " 0 ."

## Description example:

| CLM |  |  |
| :--- | :--- | :--- |
| CMP.W | A, \#IMM16 | A - IMM16 |
| CMP | B, MEM16 | B - MEM16 |
| SEM |  | AL - IMM8 |
| CMP.B | A, \#IMM8 | BL - MEM8 |
| CMP | B, MEM8 |  |

Function : Comparison

Operation data length: 8 bits

Operation : Acc - IMM8
Accl


Description : Subtracts the immediate value from the contents of Accl in 8-bit length. The result is not stored anywhere.

- This instruction is unaffected by flag m.


## Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | V | - | - | - | - | Z | C |

$N$ : Set to " 1 " when MSB of the operation result is " 1 ." Otherwise, cleared to " 0. ."
$V$ : Set to "1" when the result of the operation (regarded as a signed operation) is a value outside the range of -128 to +127 . Otherwise, cleared to " 0 ."
Z : Set to "1" when the operation result is " 0 ." Otherwise, cleared to "0."
C : Cleared to "0" when the borrow occurs. Otherwise, set to "1."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMM | CMPB A, \#imm | 3816, imm | 2 | 1 |
| IMM | CMPB B, \#imm | $81_{16,3816, ~ i m m ~}$ | 3 | 2 |

Description example:
CMPB
A, \#IMM8
; AL - IMM8
CMPB
B, \#IMM8
; BL - IMM8

Function : Comparison

Operation data length: 32 bits

Operation : E-IMM32


Description : Subtracts the immediate value from the contents of $E$ in 32 -bit length. The result is not stored anywhere.

- This instruction is unaffected by flag m .


## Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | V | - | - | - | - | Z | C |

N : Set to "1" when MSB of the operation result is "1." Otherwise, cleared to "0."
V : Set to " 1 " when the result of the operation (regarded as a signed operation) is a value outside the range of -2147483648 to +2147483647 . Otherwise, cleared to " 0. ."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."
C : Cleared to "0" when the borrow occurs. Otherwise, set to "1."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :---: | :---: | :---: | :---: | :---: |
| IMM | CMPD E, \#imm | $3 \mathrm{C}_{16}$, immLL, immLH, immHL, immH\% | 5 | 3 |
| DIR | CMPD E, dd | $\mathrm{BA}_{16}$, dd | 2 | 6 |
| DIR, X | CMPD E, dd, X | $\mathrm{BB}_{16}$, dd | 2 | 7 |
| (DIR) | CMPD E, (dd) | 1116, B016, dd | 3 | 9 |
| (DIR, X) | CMPD E, (dd, X) | 1116, B1 $16^{6}$, dd | 3 | 10 |
| (DIR), Y | CMPD E, (dd), Y | 1116, B816, dd | 3 | 10 |
| L(DIR) | CMPD E, L(dd) | 1116, B216, dd | 3 | 11 |
| L(DIR), Y | CMPD E, L(dd), Y | 1116, B916, dd | 3 | 12 |
| SR | CMPD E, nn, S | 1116, B316, nn | 3 | 8 |
| (SR), Y | CMPD E, (nn, S), Y | 1116, B416, nn | 3 | 11 |
| ABS | CMPD E, mmll | BE16, II, mm | 3 | 6 |
| ABS, $X$ | CMPD E, mmll, X | $\mathrm{BF}_{16}$, II, mm | 3 | 7 |
| ABS, Y | CMPD E, mmll, Y | 1116, B616, II, mm | 4 | 8 |
| ABL | CMPD E, hhmmll | 1116, $\mathrm{BC}_{16}$, II, mm, hh | 5 | 8 |
| ABL, X | CMPD E, hhmmll, X | 1116, BD ${ }_{16}$, II, mm, hh | 5 | 9 |

## Description example:

CMPD
E, \#IMM32
; E - IMM32

Function : Comparison

Operation data length: 16 bits or 8 bits

Operation : $\mathrm{M}-\mathrm{IMM}$
When $m=" 0 "$


When $m=" 1 "$
M 8
$\square$

Description : Subtracts the immediate value from the contents of a memory. The result is not stored anywhere.

Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | V | - | - | - | - | Z | C |

N : Set to " 1 " when MSB of the operation result is "1." Otherwise, cleared to " 0. ."
V : Set to " 1 " when the result of the operation (regarded as a signed operation) is a value outside the range of -32768 to +32767 ( -128 to +127 when flag $m$ is " 1 "). Otherwise, cleared to " 0 ."
$Z$ : Set to " 1 " when the result of the operation is " 0 ." Otherwise, cleared to " 0 ."
C : Cleared to "0" when the borrow occurs. Otherwise, set to "1."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| DIR | CMPM dd, \#imm | $5116,2316, \mathrm{dd}, \mathrm{imm}$ | 4 | 5 |
| ABS | CMPM mmII, \#mm | $5116,2716, \mathrm{II}, \mathrm{mm}, \mathrm{imm}$ | 5 | 5 |

Note : When flag $\mathrm{m}=$ " 0 ." the byte number increases by 1 .

## Description example:

| CLM |  |  |
| :--- | :--- | :--- |
| CMPM.W | MEM16, \#IMM16 | ; MEM16 - IMM16 |
| SEM | MEM8, \#IMM8 | ; MEM8 - IMM8 |

Function : Comparison

Operation data length: 8 bits

Operation : M8 - IMM8


Description : Subtracts the immediate value from the contents of a memory in 8-bit length. The result is not stored anywhere.

- This instruction is unaffected by flag m.

Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | V | - | - | - | - | Z | C |

N : Set to " 1 " when MSB of the operation result is "1." Otherwise, cleared to "0."
V : Set to "1" when the result of the operation (regarded as a signed operation) is a value outside the range of -128 to +127 . Otherwise, cleared to " 0 ."

Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to "0."
C : Cleared to "0" when the borrow occurs. Otherwise, set to " 1. ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| DIR | CMPMB dd, \#imm | 5116, 2216, dd, imm | 4 | 5 |
| ABS | CMPMB mmII, \#imm | 5116, 2616, II, mm, imm | 5 | 5 |

Description example:
CMPMB
MEM8, \#IMM8
; MEM8 - IMM8

Function : Comparison

Operation data length: 32 bits

Operation : M32-IMM32


Description : Subtracts the immediate value from the contents of a memory in 32-bit length. The result is not stored anywhere.

- This instruction is unaffected by flag $m$.


## Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | V | - | - | - | - | Z | C |

N : Set to "1" when MSB of the operation result is "1." Otherwise, cleared to "0."
V : Set to "1" when the result of the operation (regarded as a signed operation) is a value outside the range of -2147483648 to +2147483647 . Otherwise, cleared to " 0. ."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."
C : Cleared to "0" when the borrow occurs. Otherwise, set to " 1. ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :---: | :---: | :---: | :---: |
| DIR | CMPMD dd, \#imm | 5116, A316, dd, immLL, immLн, immHL, immнн | 7 | 7 |
| ABS | CMPMD mmll, \#mm | 5116, A716, II, mm, immLL, immLн, immHL, immнH | 8 | 7 |

Description example:

Function : Comparison

Operation data length: 16 bits or 8 bits

Operation : $X-M$
When $x=" 0$ "


## When $x=" 1 "$



Description : Subtracts the contents of a memory from the contents of $X$. The result is not stored anywhere.

- This instruction is unaffected by flag m .


## Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | V | - | - | - | - | Z | C |

$N$ : Set to "1" when MSB of the operation result is " 1 ." Otherwise, cleared to " 0 ."
V : Set to " 1 " when the result of the operation (regarded as a signed operation) is a value outside the range of -32768 to $+32767(-128$ to +127 when flag $x$ is " 1 "). Otherwise, cleared to " 0. ."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."
C : Cleared to "0" when the borrow occurs. Otherwise, set to "1."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMM | CPX \#imm | E616, imm | 2 | 1 |
| DIR | CPX dd | 2216, dd | 2 | 3 |
| ABS | CPX mmII | $41_{16, ~ 2 E_{16}, ~ I I, ~ m m ~}^{4}$ | 4 | 4 |

Note : In the immediate addressing mode with flag $x=$ " 0 ," the byte number incleases by 1.

Description example:

| CLP | x |  |
| :--- | :--- | :--- |
| CPX.W | \#IMM16 | $; X-$ IMM16 |
| CPX | MEM16 | $; X-$ MEM16 |
| SEP | $X$ |  |
| CPX.B | \#IMM8 | XL - IMM8 |
| CPX | MEM8 | $; X L-$ MEM8 |

Function : Comparison

Operation data length: 16 bits or 8 bits
Operation : $\mathrm{Y}-\mathrm{M}$
When $\mathrm{X}=$ " 0 "


When $\mathrm{x}=$ " 1 "


Description : Subtracts the contents of a memory from the contents of Y . The result is not stored anywhere.

- This instruction is unaffected by flag m .


## Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | V | - | - | - | - | Z | C |

$N$ : Set to " 1 " when MSB of the operation result is " 1 ." Otherwise, cleared to " 0 ."
V : Set to " 1 " when the result of the operation (regarded as a signed operation) is a value outside the range of -32768 to +32767 ( -128 to +127 when flag $x$ is " 1 "). Otherwise, cleared to " 0 ."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."
C : Cleared to " 0 " when the borrow occurs. Otherwise, set to " 1 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMM | CPY \#mm | F616, imm | 2 | 1 |
| DIR | CPY dd | $32_{16, ~ d d ~}^{2}$ | 2 | 3 |
| ABS | CPY mmll | $41_{16,3 E_{16}, ~ I I, ~ m m ~}^{4}$ | 4 | 4 |

Note : In the immediate addressing mode with flag $x=$ " 0 ," the byte number incleases by 1 .

## Description example:

| CLP | x |  |
| :--- | :--- | :--- |
| CPY.W | \#IMM16 | $; Y-$ IMM16 |
| CPY | MEM16 | $; Y$ - MEM16 |
| SEP | x |  |
| CPY.B | \#IMM8 | YL - IMM8 |
| CPY | MEM8 | $; Y L$ - MEM8 |

Function : Decrement \& Conditional branch

Operation data length: 16 bits or 8 bits

Operation $\quad: \quad \mathrm{M} \leftarrow \mathrm{M}-\mathrm{IMM} \quad$ (IMM $=0$ to 31 )
When $\mathrm{m}=$ " 0 "


- When M16 (result of operation) $=0$, executes the next instruction.
- When M16 (result of operation) $\neq 0$, branches to the specified address.

When $\mathrm{m}=$ " 1 "


- When M8 (result of operation) $=0$, executes the next instruction.
- When M8 (result of operation) $\neq 0$, branches to the specified address.

Description : Subtracts the immediate value (0 to 31) from the contents of a memory, and stores the result to the memory. In this time, branches to the specified address, if the operation result is not "0." Use an 8 -bit value relative to PC $(-128$ to +127$)$ to specify the branch address.

## Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| DIR | DEBNE dd, \#imm, rr | $\mathrm{C} 1{ }_{16}, \mathrm{imm}+\mathrm{A} 0_{16}, \mathrm{dd}, \mathrm{rr}$ | 4 | 12 |
| ABS | DEBNE mmIl, \#imm, rr | $\mathrm{D} 1_{16, \mathrm{imm}+\mathrm{E} 0_{16}, \mathrm{II}, \mathrm{mm}, \mathrm{rr}}$ | 5 | 11 |

Note : Any value from 0 to 31 can be set to imm.

## Description example:

CLM
DEBNE MEM16, \#IMM, LABEL1 ; Branches to LABEL1, if the result of MEM16 - IMM(0 to 31) is not 0 .
SEM
DEBNE MEM8, \#IMM, LABEL2 ; Branches to LABEL2, if the result of MEM8 - IMM(0 to 31) is not 0 .

Function : Decrement

Operation data length: 16 bits or 8 bits

Operation $\quad: \quad A c c \leftarrow A c c-1$ or $M \leftarrow M-1$
When $\mathrm{m}=$ " 0 "


When $m=" 1 "$



* In this case, the contents of Ассн do not change.

Description : Decrements 1 from the contents of Acc or the contents of a memory.

## Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | - | - | - | - | - | Z | - |

$N$ : Set to " 1 " when MSB of the operation result is " 1. . Otherwise, cleared to " 0. ."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :---: | :---: | :---: | :---: | :---: |
| A | DEC A | B316 | 1 | 1 |
| A | DEC B | 8116, B316 | 2 | 2 |
| DIR | DEC dd | 9216, dd | 2 | 6 |
| DIR, X | DEC dd, X | 4116, 9B16, dd | 3 | 8 |
| ABS | DEC mmll | 9716, II, mm | 3 | 6 |
| ABS, X | DEC mmll, X | 4116, $9 \mathrm{~F}_{16}$, II, mm | 4 | 8 |

## Description example:

CLM
DEC
SEM
DEC
A
; $A \leftarrow A-1$
A
$; A L \leftarrow A L-1$

Function : Decrement

Operation data length: 16 bits or 8 bits

Operation $\quad: \quad X \leftarrow X-1$
When $x=" 0$ "


When $x=$ " 1 "


* In this case, the contents of $X_{H}$ do not change.

Description : Decrements 1 from the contents of $X$.

- This instruction is unaffected by flag m .


## Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | - | - | - | - | - | Z | - |

$N$ : Set to " 1 " when MSB of the operation result is " 1 ." Otherwise, cleared to " 0. ."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :---: | :---: | :---: | :---: |
| IMP | DEX | $\mathrm{E}_{16}$ | 1 | 1 |

Description example:

| CLP | $x$ | $; X \leftarrow X-1$ |
| :--- | :--- | :--- |
| DEX | $x$ | $; X L \leftarrow X L-1$ |
| SEP | $x$ |  |

Function : Decrement

Operation data length: 16 bits or 8 bits

Operation $\quad: \quad Y \leftarrow Y-1$
When $\mathrm{x}=$ " 0 "


When $\mathrm{x}=$ " 1 "


* In this case, the contents of $\mathrm{Y}_{\mathrm{H}}$ do not change.

Description : Decrements 1 from the contents of $Y$.

- This instruction is unaffected by flag m.


## Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | - | - | - | - | - | Z | - |

N : Set to " 1 " when MSB of the operation result is " 1 ." Otherwise, cleared to " 0. ."
Z : Set to "1" when the operation result is "0." Otherwise, cleared to " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :---: | :---: | :---: | :---: |
| IMP | DEY | $\mathrm{F}_{16}$ | 1 | 1 |

Description example:

| CLP | $x$ |
| :--- | :--- |
| DEY |  |
| SEP | $x$ |
| DEY |  |

$$
\begin{aligned}
& ; Y \leftarrow Y-1 \\
& ; Y\llcorner\leftarrow Y\llcorner-1
\end{aligned}
$$

Function : Division (Unsigned)

Operation data length: 16 bits or 8 bits

Operation $\quad: \quad A$ (quotient), $B$ (remainder) $\leftarrow(B, A) \div M$
When $m=" 0$ "


When $m=" 1 "$


* In this case, the contents of $А_{н}$ and $\mathrm{B}_{н}$ do not change.

Description : Divides the data whose high-order bits consist of the contents of accumulator B and low-order bits consist of the contents of accumulator A by the memory's contents. Stores the quotient to accumulator $A$, and stores the remainder to accumulator $B$.

- If an overflow occurs as an operation result, flag $V$ is set to " 1 " and the contents of accumulators $A$ and $B$ become undefined.
- When the divisor is " 0 ," the zero divide interrupt is generated. In that case, the contents of accumulators $A$ and $B$ are not changed.


## Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | V | - | - | - | I | Z | C |

N : Set to " 1 " if the quotient (A as the operation result)'s MSB is " 1 ." Unaffected when an overflow occurs or the divisor is " 0 ." Otherwise, cleared to " 0 ."
V : Set to " 1 " when an overflow occurs. Unaffected when the divisor is " 0 ." Otherwise, cleared to "0."
I : Set to " 1 " when the divisor is " 0 ." Otherwise, unaffected.
$Z$ : Set to " 1 " when the quotient ( A as the operation result) is " 0 ." Unaffected when an overflow occurs or the divisor is "0." Otherwise, cleared to "0."
C : Set to " 1 " when an overflow occurs. Unaffected when the divisor is " 0 ." Otherwise, cleared to "0."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :---: | :---: | :---: | :---: | :---: |
| IMM | DIV \#imm | 3116, E716, imm | 3 | 15 |
| DIR | DIV dd | 2116, EA ${ }_{16}$, dd | 3 | 16 |
| DIR, X | DIV dd, X | 2116, EB16, dd | 3 | 17 |
| (DIR) | DIV (dd) | 2116, E016, dd | 3 | 18 |
| (DIR, X) | DIV (dd, X) | 2116, E116, dd | 3 | 19 |
| (DIR), Y | DIV (dd), Y | 2116, E816, dd | 3 | 19 |
| L(DIR) | DIV L(dd) | 2116, E216, dd | 3 | 20 |
| L(DIR), Y | DIV L(dd), Y | 2116, E916, dd | 3 | 21 |
| SR | DIV nn, S | 2116, E316, nn | 3 | 17 |
| (SR), Y | DIV (nn, S), Y | 2116, E416, nn | 3 | 20 |
| ABS | DIV mmll | 2116, EE16, II, mm | 4 | 16 |
| ABS, $X$ | DIV mmil, X | 2116, EF $16, \mathrm{II}, \mathrm{mm}$ | 4 | 17 |
| ABS, Y | DIV mmll, Y | 2116, E616, II, mm | 4 | 17 |
| ABL | DIV hhmmll | 2116, EC ${ }_{16}$, II, mm, hh | 5 | 17 |
| ABL, X | DIV hhmmll, X | 2116, ED16, II, mm, hh | 5 | 18 |

Notes 1: In the immediate addressing mode, the byte number increases by 1 when flag $\mathrm{m}=$ " 0 ."
2: The cycle number in this table applies to the case of 16 -bit $\div 8$-bit operation. In the case of 32 bit $\div 16$-bit operation, the cycle number increases by 8 .
3: The cycle number in this table and Note 2 is the number when the operation is completed normally (in other words, when no interrupt has been generated). If a zero divide interrupt is generated, the cycle number is 16 cycles regardless of the operation's data length.

## Description example:

CLM

| DIV | MEM16 | $; A, B \leftarrow(B, A) / M E M 16$ |
| :--- | :--- | :--- |
| DIV.W | \#IMM16 | $; A, B \leftarrow(B, A) / I M M 16$ |
| SEM |  |  |
| DIV | MEM8 | $; A L, B L \leftarrow\left(B L, A_{L}\right) /$ MEM8 |
| DIV.B | \#IMM8 | $; A L, B L \leftarrow(B L, A L) / I M M 8$ |

Function : Division (Signed)

Operation data length: 16 bits or 8 bits

Operation : $A$ (quotient), $B$ (remainder) $\leftarrow(B, A) \div M$
When $m=$ " 0 "


* "s" represents MSB of data.

When $\mathrm{m}=$ "1"


* "s" represents MSB of data.
* In this case, the contents of $A_{н}$ and $B_{н}$ do not change.

Description : Divides the signed data whose high-order bits consist of the contents of accumulator $B$ and low-order bits consist of the contents of accumulator A by the memory's contents (signed). Stores the signed quotient to accumulator A , and stores the signed remainder to accumulator B.

- The sign of remainder becomes same as that of dividend.
- If an overflow occurs as an operation result (the quotient exceeds the range -32767 to +32767 when flag $m$ is " 0 ," or -127 to +127 when flag $m$ is " 1 "), the operation finishes halfway and flag V is set to " 1 ." In that case, the contents of accumulators A and B become undefined.
- When the divisor is " 0 ," the zero divide interrupt is generated. In that case, the contents of accumulators $A$ and $B$ are not changed.


## Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | V | - | - | - | I | Z | C |

N : Set to " 1 " if the quotient (A as the operation result)'s MSB is "1." Unaffected when an overflow occurs or the divisor is "0." Otherwise, cleared to "0."
V : Set to " 1 " when an overflow occurs. Unaffected when the divisor is " 0 ." Otherwise, cleared to "0."
I : Set to " 1 " when the divisor is " 0 ." Otherwise, unaffected.
Z : Set to " 1 " when the quotient ( A as the operation result) is " 0 ." Unaffected when an overflow occurs or the divisor is "0." Otherwise, cleared to "0."
C : Set to " 1 " when an overflow occurs. Unaffected when the divisor is " 0 ." Otherwise, cleared to "0."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :---: | :---: | :---: | :---: | :---: |
| IMM | DIVS \#imm | 3116, F716, imm | 3 | 22 |
| DIR | DIVS dd | 2116, FA16, dd | 3 | 23 |
| DIR, X | DIVS dd, X | 2116, FB16, dd | 3 | 24 |
| (DIR) | DIVS (dd) | 2116, F016, dd | 3 | 25 |
| (DIR, X) | DIVS (dd, X) | 2116, F116, dd | 3 | 26 |
| (DIR), Y | DIVS (dd), Y | 2116, F816, dd | 3 | 26 |
| L(DIR) | DIVS L(dd) | 2116, F216, dd | 3 | 27 |
| L(DIR), Y | DIVS L(dd), Y | 2116, F916, dd | 3 | 28 |
| SR | DIVS nn, S | 2116, F316, nn | 3 | 24 |
| (SR), Y | DIVS (nn, S), Y | 2116, F416, nn | 3 | 27 |
| ABS | DIVS mmll | 2116, $\mathrm{FE}_{16}$, II, mm | 4 | 23 |
| ABS, X | DIVS mmll, X | 2116, FF16, II, mm | 4 | 24 |
| ABS, Y | DIVS mmill, Y | 2116, F616, II, mm | 4 | 24 |
| ABL | DIVS hhmmll | 2116, FC16, II, mm, hh | 5 | 24 |
| ABL, X | DIVS hhmmll, X | 2116, FD16, II, mm, hh | 5 | 25 |

Notes 1: In the immediate addressing mode, the byte number increases by 1 when flag $\mathrm{m}=$ " 0 ."
2: The cycle number in this table applies to the case of 16 -bit $\div 8$-bit operation. In the case of 32 bit $\div 16$-bit operation, the cycle number increases by 8 .
3: The cycle number in this table and Note 2 is the number when the operation is completed normally (in other words, when no interrupt has been generated). If a zero divide interrupt is generated, the cycle number is 16 cycles regardless of the operation's data length.

## Description example:

CLM

| DIVS | MEM16 |
| :--- | :--- |
| SEM |  |

; $A, B \leftarrow(B, A) / M E M 16$
DIVS.B
\#IMM8

$$
; A L, B L \leftarrow(B L, A L) / I M M 8
$$

Function : Decrement \& Conditional branch

Operation data length: 16 bits or 8 bits

Operation $: \quad X \leftarrow X-I M M \quad$ (IMM $=0$ to 31 )
When $x=" 0$ "


- When $X$ (result of operation) $=0$, executes the next instruction.
- When $X$ (result of operation) $\neq 0$, branches to the specified address.

When $x=" 1 "$


- When $X_{L}$ (result of operation) $=0$, executes the next instruction.
- When $X_{L}$ (result of operation) $\neq 0$, branches to the specified address.
* In this case, the contents of $X_{H}$ do not change.

Description : Subtracts the immediate value (0 to 31) from the contents of $X$, and stores the result to the $X$. In this time, branches to the specified address, if the operation result is not " 0 ." Use an 8bit value relative to PC $(-128$ to +127$)$ to specify the branch address.

- This instruction is unaffected by flag $m$.

Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMM | DXBNE \#imm, rr | $01_{16, ~ i m m+C 016, ~ r r ~}^{2}$ | 3 | 7 |

Note : Any value from 0 to 31 can be set to imm.

Description example:

| CLP | $X$ | ; Branches to LABEL1, if the result of $X-I M M(0$ to 31$)$ is not 0. |
| :--- | :--- | :--- |
| DXBNE | \#IMM, LABEL1 |  |
| SEP | $X$ | ; Branches to LABEL2, if the result of $X L-I M M(0$ to 31$)$ is not 0. |

Function : Decrement \& Conditional branch

Operation data length: 16 bits or 8 bits

Operation $: \quad Y \leftarrow Y-I M M \quad(I M M=0$ to 31$)$
When $x=$ " 0 "


- When $Y$ (result of operation) $=0$, executes the next instruction.
- When $Y$ (result of operation) $\neq 0$, branches to the specified address.


## When $x=" 1 "$



- When $Y_{L}$ (result of operation) $=0$, executes the next instruction.
- When $Y_{L}$ (result of operation) $\neq 0$, branches to the specified address.
* In this case, the contents of $\mathrm{Y}_{\mathrm{H}}$ do not change.

Description : Subtracts the immediate value ( 0 to 31 ) from the contents of $Y$, and stores the result to the Y. In this time, branches to the specified address, if the result of the operation is not " 0 ." Use an 8 -bit value relative to PC $(-128$ to +127$)$ to specify the branch address.

- This instruction is unaffected by flag m.

Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMM | DYBNE \#imm, rr | 0116, imm+E016, rr | 3 | 7 |

Note : Any value from 0 to 31 can be set to imm.

## Description example:

| CLP | x |  |
| :--- | :--- | :--- |
| DYBNE | \#IMM, LABEL1 | ; Branches to LABEL1, if the result of $Y-I M M(0$ to 31$)$ is not 0. |
| SEP | x |  |
| DYBNE | \#IMM, LABEL2 | ; Branches to LABEL2, if the result of $Y L-I M M(0$ to 31$)$ is not 0. |

Function : Logical exclusive OR

Operation data length: 16 bits or 8 bits

Operation $\quad: \quad \mathrm{Acc} \leftarrow \mathrm{Acc} \forall \mathrm{M}$
When $m=" 0 "$


When $m=" 1 "$


* In this case, the contents of Ассн do not change.

Description : Performs the logical exclusive OR between the contents of Acc and the contents of a memory by each bit, and stores the result in Acc.

Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | - | - | - | - | - | Z | - |

N : Set to "1" when MSB of the operation result is "1." Otherwise, cleared to "0."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :---: | :---: | :---: | :---: | :---: |
| IMM | EOR A, \#imm | 7616, imm (8116, 7616, imm) | 2 (3) | 1 (2) |
| DIR | EOR A, dd | $7 \mathrm{~A}_{16}$, dd (8116, 7A16, dd) | 2 (3) | 3 (4) |
| DIR, X | EOR A, dd, X | $7 \mathrm{~B}_{16}$, dd (8116, 7B16, dd) | 2 (3) | 4 (5) |
| (DIR) | EOR A, (dd) | 1116, 7016, dd (9116, 7016, dd) | 3 (3) | 6 (6) |
| (DIR, X) | EOR A, (dd, X) | 1116, 7116, dd (9116, 7116, dd) | 3 (3) | 7 (7) |
| (DIR), Y | EOR A, (dd), Y | 1116, 7816, dd (9116, 7816, dd) | 3 (3) | 7 (7) |
| L(DIR) | EOR A, L(dd) | 1116, 7216, dd (9116, 7216, dd) | 3 (3) | 8 (8) |
| L(DIR), Y | EOR A, L(dd), Y | 1116, 7916, dd (9116, 7916, dd) | 3 (3) | 9 (9) |
| SR | EOR A, nn, S | 1116, 7316, nn (9116, 7316, nn) | 3 (3) | 5 (5) |
| (SR), Y | EOR A, (nn, S), Y | 1116, 7416, nn (9116, 7416, nn) | 3 (3) | 8 (8) |
| ABS | EOR A, mmll | 7E16, II, mm (8116, 7E ${ }_{16}$, II, mm) | 3 (4) | 3 (4) |
| ABS, X | EOR A, mmll, X | 7F16, II, mm (8116, 7F $\mathrm{F}_{16}$, II, mm) | 3 (4) | 4 (5) |
| ABS, Y | EOR A, mmil, Y | 1116, 7616, II, mm (9116, 7616, II, mm) | 4 (4) | 5 (5) |
| ABL | EOR A, hhmmll | 1116, 7C16, II, mm, hh (9116, 7C16, II, mm, hh) | 5 (5) | 5 (5) |
| ABL, X | EOR A, hhmmll, X | 1116, 7D16, II, mm, hh (9116, 7D16, II, mm, hh) | 5 (5) | 6 (6) |

Notes 1: This table applies when using accumulator A. When using accumulator B, replace "A" with "B" in the syntax. In this case, the machine code, the number of bytes, and the number of cycles enclosed in parentheses are applied.
2: In the immediate addressing mode, the byte number increases by 1 when flag $\mathrm{m}=$ " 0 ."

## Description example:

CLM
EOR.W
A, \#IMM16
$; A \leftarrow A \forall$ IMM16
$; B \leftarrow B \forall$ MEM16
EOR
B, MEM16
SEM
EOR.B
A, \#IMM8
; $\mathrm{AL} \leftarrow A L \forall \mathrm{IMM8}$
EOR
B, MEM8
; $\mathrm{BL} \leftarrow \mathrm{BL} \forall$ MEM8

Function : Logical exclusive OR

Operation data length: 8 bits

Operation : Acc $\llcorner\leftarrow$ Acc $\llcorner$ IMM8


Description : Performs the logical exclusive OR in 8-bit length between the contents of Accl and the contents of a memory by each bit, and stores the result in Accl.

- This instruction is unaffected by flag m.
- The contents of Ассн do not change.

Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | - | - | - | - | - | Z | - |

N : Set to " 1 " when MSB of the operation result is "1." Otherwise, cleared to "0."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMM | EORB A, \#imm | $3316, i \mathrm{imm}$ | 2 | 1 |
| IMM | EORB B, \#imm | $8116,33_{16, ~ i m m ~}^{2}$ | 3 | 2 |

Description example:
EORB
A, \#IMM8
; $\mathrm{AL} \leftarrow A L \forall \mathrm{IMM8}$
EORB
B, \#IMM8
; $\mathrm{BL} \leftarrow \mathrm{BL} \forall \mathrm{IMM8}$

Function : Logical exclusive OR

Operation data length: 16 bits or 8 bits

Operation $\quad: \quad \mathrm{M} \leftarrow \mathrm{M} \forall \mathrm{IMM}$
When $m=" 0 "$


When $m=" 1$ "


Description : Performs the logical exclusive OR between the contents of a memory and the immediate value, and stores the result in the memory.

## Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | - | - | - | - | - | Z | - |

N : Set to " 1 " when MSB of the operation result is "1." Otherwise, cleared to " 0. ."
$Z$ : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| DIR | EORM dd, \#imm | 5116, $7316, \mathrm{dd}, \mathrm{imm}$ | 4 | 7 |
| ABS | EORM mmII, \#imm | 5116, $7716, \mathrm{II}, \mathrm{mm}, \mathrm{imm}$ | 5 | 7 |

Note : When flag $\mathrm{m}=$ " 0 ," the byte number increases by 1 .

Description example:

| CLM |  |  |
| :--- | :--- | :--- |
| EORM.W | MEM16, \#IMM16 | MEM16 $\leftarrow$ MEM16 $\forall$ IMM16 |
| SEM | MEM8, \#IMM8 | $;$ MEM8 $\leftarrow$ MEM8 $\forall$ IMM8 |

Function : Logical exclusive OR

Operation data length: 8 bits

Operation $\quad: \quad$ M8 $\leftarrow$ M8 $\forall$ IMM8


Description : Performs the logical exclusive OR in 8-bit length between the contents of a memory and the immediate value, and stores the result in the memory.

- This instruction is unaffected by flag m .


## Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | - | - | - | - | - | Z | - |

N : Set to " 1 " when MSB of the operation result is "1." Otherwise, cleared to " 0. ."
Z : Set to "1" when the operation result is "0." Otherwise, cleared to "0."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :---: | :---: | :---: |
| DIR | EORMB dd, \#imm | $5116,7216, \mathrm{dd}, \mathrm{imm}$ | 4 | 7 |
| ABS | EORMB mmII, \#imm | $5116,7616, \mathrm{II}, \mathrm{mm}, \mathrm{imm}$ | 5 | 7 |

Description example:

Function : Logical exclusive OR

Operation data length: 32 bits

Operation $\quad: \quad \mathrm{M} 32 \leftarrow \mathrm{M} 32 \forall \mathrm{IMM} 32$


Description : Performs the logical exclusive OR in 32-bit length between the contents of a memory and the immediate value, and stores the result in the memory.

- This instruction is unaffected by flag $m$.


## Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | - | - | - | - | - | Z | - |

$N$ : Set to " 1 " when MSB of the operation result is " 1 ." Otherwise, cleared to " 0. ."
$Z$ : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| DIR | EORMD dd, \#imm | 5116, F316, dd, immLL, immLH, immHL, immHH | 7 | 10 |
| ABS | EORMD mmII, \#imm | 5116, F716, II, mm, immLL, immLH, immHL, immHH | 8 | 10 |

Description example:

Function : Extension sign

Operation data length: 16 bits

Operation $\quad: \quad A c c \leftarrow A c c l$ (Extension sign)
When bit 7 of AccL= " 0 "
Ассн $\leftarrow 00_{16}$

| Ассн | Accı |  | АсСн | Accı |
| :---: | :---: | :---: | :---: | :---: |
| 0016 | OXXXXXXX2 | $\leftarrow$ | ? | OXXXXXXX 2 |

When bit 7 of AcCL="1"
Ассн $\leftarrow \mathrm{FF}_{16}$

| Ассн | Accı |  | АсСн | Accı |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{FF}_{16}$ | 1 XXXXXXX 2 | $\leftarrow$ | ? | 1 XXXXXXX 2 |

* The contents of Ассн change regardless of flag m.

Description : This instruction is used to extend Accl to Acc with signs.

- This instruction is unaffected by flag m.

Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | - | - | - | - | - | Z | - |

$\mathrm{N}: \quad$ Set to " 1 " when bit 15 of the operation result is "1." Otherwise, cleared to " 0 ."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| A | EXTS A | 3516 | 1 | 1 |
| A | EXTS B | 8116,3516 | 2 | 2 |

Description example:

| EXTS | A | ; Ан $\leftarrow 0016$ or $\mathrm{FF}_{16}$ |
| :--- | :--- | :--- |
| EXTS | B | ; Вн $\leftarrow 0016$ or $\mathrm{FF}_{16}$ |

Function : Extension sign

Operation data length: 32 bits

Operation $\quad: \quad E \leftarrow E L \quad(=A) \quad$ (Extension sign)
When bit 15 of $A=" 0$ "
$\mathrm{E}_{\mathrm{H}} \leftarrow 0000_{16}$

| $\mathrm{E}_{\mathrm{H}}(=\mathrm{B}) \quad \mathrm{E}_{\llcorner }(=\mathrm{A})$ |  | $\mathrm{EH}_{\text {H }}(=\mathrm{B})$ | EL ( $=$ A) |
| :---: | :---: | :---: | :---: |
| b15 | 5 b 0 | b15 | 15 b 0 |
| 0000 ${ }_{16}$ | $0 \mathrm{X} \cdot \cdots \mathrm{XX}{ }_{2}$ | ? | $0 \mathrm{X} \cdots \cdot \mathrm{XX}_{2}$ |

When bit 15 of $A=" 1 "$
$\mathrm{E}_{\boldsymbol{H}} \leftarrow \mathrm{FFFF}_{16}$


* The high-order 2 bytes change regardless of flag m.

Description : This instruction is used to extend $E_{L}(=A)$ to $E$ with signs.

- This instruction is unaffected by flag m.


## Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | - | - | - | - | - | Z | - |

N : Set to "1" when MSB of the operation result is "1." Otherwise, cleared to " 0. ."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| A | EXTSD E | $31_{16, ~} \mathrm{~B}_{16}$ | 2 | 5 |

Description example:
EXTSD
E

$$
\begin{aligned}
& ; \mathrm{E} \leftarrow \mathrm{E}_{\mathrm{L}} \\
& ;\left(\mathrm{B} \leftarrow 0000{ }_{16} \text { or } \mathrm{FFFF}_{16}, \mathrm{~A} \leftarrow \mathrm{~A}\right)
\end{aligned}
$$

Function : Extension zero

Operation data length: 16 bits

Operation $\quad: \quad A c c \leftarrow A c c\llcorner$ (Extension zero)


* The contents of $А с с$ change regardless of flag m.

Description : This instruction is used to extend Accı to Acc with 0s.

- This instruction is unaffected by flag m.
- The content of $А с с н$ always set to " $00_{16 \text {." }}$

Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | 0 | - | - | - | - | - | Z | - |

N : Set to " 1 " when MSB of the operation result is "1." Otherwise, cleared to " 0. ."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| A | EXTZ A | $34_{16}$ | 1 | 1 |
| A | EXTZ B | $81_{16}, 34_{16}$ | 2 | 2 |

Description example:
EXTZ
A
$; A \leftarrow A L(A H \leftarrow 0016, A L \leftarrow A L)$
EXTZ
B
$; \mathrm{B} \leftarrow \mathrm{BL}(\mathrm{BH} \leftarrow 0016, \mathrm{BL} \leftarrow \mathrm{BL})$

Function : Extension zero

Operation data length: 32 bits

Operation $\quad: \quad E \leftarrow E L \quad(=A) \quad$ (Extension zero)


* The high-order 2 bytes change regardless of flag m.

Description : This instruction is used to extend $E_{L}(=A)$ to $E$ with 0 s.

- This instruction is unaffected by flag m.
- The high-order word; $\mathrm{E}_{\mathrm{H}}(=\mathrm{B})$ becomes "000016."


## Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | 0 | - | - | - | - | - | Z | - |

N : Always " 0 " because MSB of the operation result is " 0 ."
$Z$ : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :---: | :--- | :--- | :---: | :---: |
| A | EXTZD E | $3116, \mathrm{~A} 016$ | 2 | 3 |

Description example:
EXTZD
E

$$
; \mathrm{E} \leftarrow \mathrm{E}\llcorner(\mathrm{~B} \leftarrow 000016, \mathrm{~A} \leftarrow \mathrm{~A})
$$

Function : Increment

Operation data length: 16 bits or 8 bits

Operation $\quad: \quad A c c \leftarrow A c c+1$ or $M \leftarrow M+1$
When $m=$ " 0 "


When $m=" 1 "$



* In this case, the contents of Ассн do not change.

Description : Adds 1 to the contents of Acc or a memory.

## Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | - | - | - | - | - | Z | - |

N : Set to " 1 " when MSB of the operation result is "1." Otherwise, cleared to " 0. ."
Z : Set to "1" when the operation result is " 0 ." Otherwise, cleared to "0."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| A | INC A | $\mathrm{A}{ }_{116}$ | 1 | 1 |
| A | INC B | $8116, \mathrm{~A} 316$ | 2 | 2 |
| DIR | INC dd | $8216, \mathrm{dd}$ | 2 | 6 |
| DIR, X | INC dd, X | $4116,8 \mathrm{~B}_{16}, \mathrm{dd}$ | 3 | 8 |
| ABS | INC mmII | 8716, II, mm | 3 | 6 |
| ABS, X | INC mmII, X | $4116,8 \mathrm{~F}_{16, \text { II, } \mathrm{mm}}$ | 4 | 8 |

Description example:
CLM
INC
INC
SEM
INC
INC

A
MEM16

B
MEM8

$$
\begin{aligned}
& ; A \leftarrow A+1 \\
& ; M E M 16 \leftarrow M E M 16+1 \\
& ; B L \leftarrow B L+1 \\
& ; M E M 8 \leftarrow M E M 8+1
\end{aligned}
$$

Function : Increment

Operation data length: 16 bits or 8 bits

Operation $\quad: \quad X \leftarrow X+1$
When $x=" 0$ "


When $\mathrm{x}=$ " 1 "


* In this case, the contents of $X_{H}$ do not change.

Description : Adds 1 to the contents of $X$.

- This instruction is unaffected by flag m.


## Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | - | - | - | - | - | Z | - |

N : Set to "1" when MSB of the operation result is "1." Otherwise, cleared to "0."
Z : Set to " 1 " when the operation result is " 0. ." Otherwise, cleared to " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMP | INX | $\mathrm{C}_{16}$ | 1 | 1 |

Description example:

| CLP | $x$ | $; X \leftarrow X+1$ |
| :--- | :--- | :--- |
| INX | $x$ | $; X L \leftarrow X L+1$ |
| SEP | $x$ |  |

Function : Increment

Operation data length: 16 bits or 8 bits

Operation $\quad: \quad Y \leftarrow Y+1$
When $\mathrm{x}=$ " 0 "


When $\mathrm{x}=$ "1"


* In this case, the contents of Ү $_{\text {н }}$ do not change.

Description : Adds 1 to the contents of Y .

- This instruction is unaffected by flag $m$.


## Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | - | - | - | - | - | Z | - |

N : Set to "1" when MSB of the operation result is "1." Otherwise, cleared to "0."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMP | INY | D316 | 1 | 1 |

Description example:

| CLP | $x$ | $; Y \leftarrow Y+1$ |
| :--- | :--- | :--- |
| INY |  |  |
| SEP | $x$ | $; Y\llcorner\leftarrow Y\llcorner+1$ |

Function : Jump always

Operation data length: -

Operation : •JMP instruction
$\mathrm{PC} \leftarrow$ Specified address
$\mathrm{PC} \leftarrow \mathrm{mmll}$

- JMPL instruction
$\mathrm{PG}, \mathrm{PC} \leftarrow$ Specified address
$\mathrm{PC} \leftarrow \mathrm{mmll}$
$\mathrm{PG} \leftarrow h h$

Description : Jumps to the specified address. Use a 16-bit (JMP) or 24-bit (JMPL) address to specify the destination jump address.

- If the last byte of the JMP instruction is placed at the highest address (XXFFFF ${ }_{16}$ ) or the instruction is located across bank boundaries, the contents of PG are incremented by 1 , causing control to jump to the specified address in the next bank.
- When using indirect addressing, the memory to be referenced is in the same program bank (the bank indicated by PG).

Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :---: | :---: | :---: | :---: | :---: |
| ABS | JMP mmll | 9C16, II, mm | 3 | 4 |
| ABL | JMPL hhmmll | $\mathrm{AC}_{16}, \mathrm{II}, \mathrm{mm}$, hh | 4 | 5 |
| (ABS) | JMP (mmll) | $31{ }_{16}, 5 \mathrm{C}_{16}$, II, mm | 4 | 7 |
| L(ABS) | JMPL L(mmll) | 3116, 5D16, II, mm | 4 | 9 |
| (ABS, X) | JMP (mmll, X) | BC ${ }_{16}$, II, mm | 3 | 7 |

## Description example:

| JMP | ADDR16 | ; Jump to the address ADDR16 |
| :--- | :--- | :--- |
| JMPL | ADDR24 | Jump to the address ADDR24 |

## Function : Subroutine call

## Operation data length: -

Operation : •JSR instruction
Stack $\leftarrow \mathrm{PC}$
$\mathrm{PC} \leftarrow$ Specified address
$P C \leftarrow P C+3$
$M(S, S-1) \leftarrow P C$
$S \leftarrow S-2$
$\mathrm{PC} \leftarrow \mathrm{mmll}$

- JSRL instruction

Stack $\leftarrow \mathrm{PG}, \mathrm{PC}$
$\mathrm{PG}, \mathrm{PC} \leftarrow$ Specified address
$P C \leftarrow P C+4$
$M(S$ to $S-2) \leftarrow P G, P C$

| (S) just after instruction execution | Stack |
| :--- | :--- |
|  |  |
|  | PCL |
|  | PCH just before instruction execution |
|  |  |

$S \leftarrow S-3$
$\mathrm{PC} \leftarrow \mathrm{mmll}$
$\mathrm{PG} \leftarrow h h$

| (S) just after instruction execution | Stack |
| :--- | :---: |
|  |  |
|  | PCL |
|  | PCH |
|  | PG |
|  |  |

## Description

This instruction stores the contents of PG and PC to stack, and jumps to the specified address. Use a 16-bit (JSR) or 24-bit (JSRL) address to specify the destination jump address.

- If the last byte of the JSR instruction is placed at the highest address (XXFFFF ${ }_{16}$ ) or the instruction is located across bank boundaries, the contents of PG are incremented by 1, causing control to jump to the specified address in the next bank.
- When using indirect addressing, the memory to be referenced is in the same program bank (the bank indicated by PG).


## Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| ABS | JSR mmll | $9 D_{16, ~ I I, ~ m m ~}^{3}$ | 3 | 6 |
| ABL | JSRL hhmmll | AD16, II, mm, hh | 4 | 7 |
| (ABS, X) | JSR (mmll, X) | BD16, II, mm | 3 | 8 |

Description example:

| JSR | ADDR16 | ; Jump to the address ADDR16 |
| :--- | :--- | :--- |
| JSRL | ADDR24 | ; Jump to the address ADDR24 |

Function : Load

Operation data length: 16 bits or 8 bits

Operation $\quad: \quad A c c \leftarrow M$
When $\mathrm{m}=$ " 0 "


When $\mathrm{m}=$ " 1 "


* In this case, the contents of Ассн do not change.

Description : Loads the contents of a memory into Acc.

## Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | - | - | - | - | - | Z | - |

N : Set to " 1 " when MSB of the operation result is "1." Otherwise, cleared to "0."
$Z$ : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :---: | :---: | :---: | :---: | :---: |
| IMM | LDA A, \#imm | 1616, imm (81 $16,1616, \mathrm{imm})$ | 2 (3) | 1 (2) |
| DIR | LDA A, dd | $1 \mathrm{~A}_{16}$, dd ( $81{ }_{16}, 1 \mathrm{~A}_{16}$, dd) | 2 (3) | 3 (4) |
| DIR, X | LDA A, dd, X | $1 \mathrm{~B}_{16}$, dd (81 ${ }_{16}$, 1 $\mathrm{B}_{16}$, dd) | 2 (3) | 4 (5) |
| (DIR) | LDA A, (dd) | 1116, 1016, dd (9116, 1016, dd) | 3 (3) | 6 (6) |
| (DIR, X) | LDA A, (dd, X) | 1116, 1116, dd (9116, 1116, dd) | 3 (3) | 7 (7) |
| (DIR), Y | LDA A, (dd), Y | 1816, dd ( $81{ }_{16}, 1816, \mathrm{dd}$ ) | 2 (3) | 6 (7) |
| L(DIR) | LDA A, L(dd) | 1116,1216 , dd (9116, 1216, dd) | 3 (3) | 8 (8) |
| L(DIR), Y | LDA A, L(dd), Y | 1916, dd (81 16, 1916, dd) | 2 (3) | 8 (9) |
| SR | LDA A, nn, S | 1116, 1316, nn (9116, 1316, nn) | 3 (3) | 5 (5) |
| (SR), Y | LDA A, (nn, S), Y | 1116, 1416, nn (9116, 1416, nn) | 3 (3) | 8 (8) |
| ABS | LDA A, mmll | 1E16, II, mm (8116, 1E16, II, mm) | 3 (4) | 3 (4) |
| ABS, $X$ | LDA A, mmll, X | 1F16, II, mm (8116, 1F16, II, mm) | 3 (4) | 4 (5) |
| ABS, Y | LDA A, mmll, Y | 1116, 1616, II, mm (9116, 1616, II, mm) | 4 (4) | 5 (5) |
| ABL | LDA A, hhmmll | ${ }_{1} \mathrm{C}_{16}, \mathrm{II}, \mathrm{mm}$, hh (81 $\left.{ }_{16}, 1 \mathrm{C}_{16}, \mathrm{II}, \mathrm{mm}, \mathrm{hh}\right)$ | 4 (5) | 4 (5) |
| ABL, X | LDA A, hhmmll, X | 1D16, II, mm, hh (81 $16,1 \mathrm{D} 16, \mathrm{ll}, \mathrm{mm}$, hh) | 4 (5) | 5 (6) |

Notes 1: This table applies when using accumulator A. When using accumulator B, replace "A" with "B" in the syntax. In this case, the machine code, the number of bytes, and the number of cycles enclosed in parentheses are applied.
2: In the immediate addressing mode, the byte number increases by 1 when flag $\mathrm{m}=$ " 0 ."

## Description example:

| CLM |  |  |
| :--- | :--- | :--- |
| LDA.W | A, \#IMM16 | $; \mathrm{A} \leftarrow$ IMM16 |
| LDA | B, MEM16 | B $\leftarrow$ MEM16 |
| SEM |  | $;$ AL $\leftarrow$ IMM8 |
| LDA.B | A, \#IMM8 | $; B L \leftarrow$ MEM8 |

Function : Load

Operation data length: 16 bits

Operation : Acc $\leftarrow$ M8 (Extension zero)


Description : Transfers 8-bit data from memory to Acc after zero-extending it to 16 bits.

- This instruction is unaffected by flag m.
- The contents of Ассн are always set to "0016."

Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | 0 | - | - | - | - | - | Z | - |

N : Set to " 1 " when MSB of the operation result is " 1 ." Otherwise, cleared to " 0. ."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :---: | :---: | :---: | :---: | :---: |
| IMM | LDAB A, \#imm | 2816, imm (8116, 2816, imm) | 2 (3) | 1 (2) |
| DIR | LDAB A, dd | $0 \mathrm{~A}_{16}$, dd (8116, $0 \mathrm{~A}_{16}$, dd) | 2 (3) | 3 (4) |
| DIR, X | LDAB A, dd, X | OB16, dd (8116, OB ${ }_{16}$, dd) | 2 (3) | 4 (5) |
| (DIR) | LDAB A, (dd) | 1116, 0016, dd (9116, 0016, dd) | 3 (3) | 6 (6) |
| (DIR, X) | LDAB A, (dd, X) | 1116, 0116, dd (9116, 0116, dd) | 3 (3) | 7 (7) |
| (DIR), Y | LDAB A, (dd), Y | 0816, dd (8116, 0816, dd) | 2 (3) | 6 (7) |
| L(DIR) | LDAB A, L(dd) | 1116, 0216, dd (9116, 0216, dd) | 3 (3) | 8 (8) |
| L(DIR), Y | LDAB A, L(dd), Y | 0916, dd (81 ${ }_{16}$, 0916, dd) | 2 (3) | 8 (9) |
| SR | LDAB A, nn, S | 1116, 0316, nn (9116, 0316, nn) | 3 (3) | 5 (5) |
| (SR), Y | LDAB A, (nn, S), Y | 1116, 0416, nn (9116, 0416, nn) | 3 (3) | 8 (8) |
| ABS | LDAB A, mmll | 0E16, II, mm (81 ${ }_{16}$, $0 \mathrm{E}_{16}$, II, mm) | 3 (4) | 3 (4) |
| ABS, $X$ | LDAB A, mmll, X | OF16, II, mm (8116, OF ${ }_{16}$, II, mm) | 3 (4) | 4 (5) |
| ABS, Y | LDAB A, mmll, Y | 1116, 0616, II, mm (9116, 0616, II, mm) | 4 (4) | 5 (5) |
| ABL | LDAB A, hhmmll | ${ }^{\text {OC }}$ 16, II, mm, hh (8116, OC ${ }_{\text {16, }}$ II, mm, hh) | 4 (5) | 4 (5) |
| ABL, X | LDAB A, hhmmll, X | OD16, II, mm, hh (8116, 0D16, II, mm, hh) | 4 (5) | 5 (6) |

Note : This table applies when using accumulator $A$. When using accumulator $B$, replace " $A$ " with " $B$ " in the syntax. In this case, the machine code, the number of bytes, and the number of cycles enclosed in parentheses are applied.

Description example:
LDAB
A, \#IMM8
; $\mathrm{A} \leftarrow \mathrm{IMM8}(\mathrm{~A} н \leftarrow 0016, \mathrm{AL} \leftarrow \mathrm{IMM8})$
LDAB
B, MEM8
; $\mathrm{B} \leftarrow \mathrm{MEM} 8(\mathrm{~B} н \leftarrow 0016, \mathrm{BL} \leftarrow \mathrm{MEM8})$

Function : Load

Operation data length: 32 bits

Operation $: \quad E \leftarrow M 32$


Description : Loads the 32-bit data of a memory to E .

- This instruction is unaffected by flag m .


## Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | - | - | - | - | - | Z | - |

N : Set to " 1 " when MSB of the operation result is "1." Otherwise, cleared to " 0. ."
$Z$ : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :---: | :---: | :---: | :---: | :---: |
| IMM | LDAD E, \#imm |  | 5 | 3 |
| DIR | LDAD E, dd | 8 $\mathrm{A}_{16}$, dd | 2 | 6 |
| DIR, X | LDAD E, dd, X | 8B16, dd | 2 | 7 |
| (DIR) | LDAD E, (dd) | 1116, 8016, dd | 3 | 9 |
| (DIR, X) | LDAD E, (dd, X) | 1116, 8116, dd | 3 | 10 |
| (DIR), Y | LDAD E, (dd), Y | 8816, dd | 2 | 9 |
| L(DIR) | LDAD E, L(dd) | 1116, 82 ${ }_{16}$, dd | 3 | 11 |
| L(DIR), Y | LDAD E, L(dd), Y | 8916, dd | 2 | 11 |
| SR | LDAD E, nn, S | 1116, 8316, nn | 3 | 8 |
| (SR), Y | LDAD E, (nn, S), Y | 1116, 8416, nn | 3 | 11 |
| ABS | LDAD E, mmll | $8 \mathrm{E}_{16} \mathrm{ll}$ I, mm | 3 | 6 |
| ABS, X | LDAD E, mmll, X | 8F16, II, mm | 3 | 7 |
| ABS, Y | LDAD E, mmll, Y | 1116, 8616, II, mm | 4 | 8 |
| ABL | LDAD E, hhmmll | 8C16, II, mm, hh | 4 | 7 |
| ABL, X | LDAD E, hhmmll, X | 8D ${ }_{16}$, II, mm, hh | 4 | 8 |

Description example:
LDAD
E, \#IMM32
; $\mathrm{E} \leftarrow \mathrm{IMM} 32$
LDAD E, MEM32 ; E $\leftarrow$ MEM32
; $(\mathrm{B} \leftarrow \mathrm{IMM} 32 \mathrm{H}, \mathrm{A} \leftarrow \mathrm{IMM} 32\llcorner )$

Function : Load

Operation data length: 16 bits

| Operation | DPR0 $\leftarrow$ IMM16a <br> DPR1 $\leftarrow$ IMM16b <br> DPR2 $\leftarrow$ IMM16c <br> DPR3 $\leftarrow$ IMM16d | M16a (can MM16b MM16c MM16d |
| :---: | :---: | :---: |
|  | DPR0 |  |
|  |  | $\leftarrow$ IMM16a |
|  | DPR1 |  |
|  |  | $\leftarrow \mathrm{IMM} 16 \mathrm{~b}$ |
|  | DPR2 |  |
|  |  | $\leftarrow \mathrm{IMM16c}$ |
|  | DPR3 |  |
|  |  | $\leftarrow \mathrm{IMM} 16 \mathrm{~d}$ |

Description : Transfers a 16-bit immediate value to DPR0 through DPR3.

- This instruction is unaffected by flag m.
- A value can be set to multiple DPRs by 1 instruction. If multiple DPRs are specified, transfers are performed in order of DPR0, DPR1, DPR2, and DPR3.

Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :---: | :---: | :---: | :---: | :---: |
| IMM | LDD n, \#imm <br> LDD ( $\mathrm{n}_{1}, \ldots, \mathrm{n}_{\mathrm{i}}$ ), \#imm $1, \ldots, \#$ immi $^{2}$ | B816, ? ${ }^{16}$, immL, immн B816, ?016, immL1, immH1 , ..., immLi, immні | $\begin{gathered} 4 \\ 2 \times i+2 \end{gathered}$ | $\begin{gathered} 13 \\ 2 \times \mathrm{i}+11 \end{gathered}$ |

Notes 1: Any value from 0 to 3 can be set to n.
2: The second line of the syntax format sets values to multiple DPRs by 1 instruction.
3: The inside of parentheses ( $\mathrm{n} 1, \ldots$, ni) specifies 0 to 3 (numbers representing DPRn).
4: i: Indicates DPRn specified (1 to 4).
5: ?: The bit corresponding to a specified DPRn is set to "1." The diagram below shows the relationship between bits and DPRn.
b7

| DPR3 | DPR2 | DPR1 | DPR0 | 0 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| b0 |  |  |  |  |  |

## Description example:

LDD
0, \#IMM16
; DPR0 $\leftarrow$ IMM16
LDD
(0, 3), \#IMM16a, \#IMM16b
; DPRO $\leftarrow$ IMM16a
; DPR3 $\leftarrow$ IMM16b

Function : Load

Operation data length: 8 bits

Operation $\quad: \quad D T \leftarrow I M M 8$
DT
$\square \leftarrow \mathrm{IMM} 8$
Description : Loads the immediate value to DT.

- This instruction is unaffected by flag m.


## Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMM | LDT \#imm | $31_{16, ~ 4 A_{16}, \mathrm{imm}}$ | 3 | 4 |

Description example:
LDT
\#IMM8
; DT $\leftarrow$ IMM8

Function : Load

Operation data length: 16 bits or 8 bits

Operation $\quad: \quad X \leftarrow M$
When $x=" 0$ "


When $\mathrm{x}=$ " 1 "


* In this case, the contents of $X_{H}$ do not change.

Description : Loads the contents of a memory to $X$.

## Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | - | - | - | - | - | Z | - |

$N$ : Set to " 1 " when MSB of the operation result is "1." Otherwise, cleared to " 0. ."
$Z$ : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMM | LDX \#imm | C616, imm | 2 | 1 |
| DIR | LDX dd | $02_{16}, \mathrm{dd}$ | 2 | 3 |
| DIR, Y | LDX dd, Y | $4116,0516, \mathrm{dd}$ | 3 | 5 |
| ABS | LDX mmII | $0716, \mathrm{II}, \mathrm{mm}$ | 3 | 3 |
| ABS, Y | LDX mmII, Y | $4116,0616, \mathrm{II}, \mathrm{mm}$ | 4 | 5 |

Note : In the immediate addressing mode, the byte number inclease by 1 when flag $\mathrm{x}=$ " 0 ."

Description example:

| CLM |  |  |
| :--- | :--- | :--- |
| LDX.W | \#IMM16 | $; \mathrm{X} \leftarrow$ IMM16 |
| LDX | MEM16 | $; \mathrm{X} \leftarrow$ MEM16 |
| SEM |  | $; \mathrm{XL} \leftarrow$ IMM8 |
| LDX.B | \#IMM8 | $; \mathrm{XL} \leftarrow$ MEM8 |

Function : Load

Operation data length: 16 bits

Operation $\quad: \quad X \leftarrow$ IMM8 (Extension zero)


Description : Extends the 8-bit immediate value to the 16 -bit immediate value with 0 s, and loads the data to X .

- This instruction is unaffected by flag $x$.
- The contents of $X_{H}$ are always set to " $00_{16 \text {." }}$

Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | 0 | - | - | - | - | - | Z | - |

N : Always " 0 " because MSB of the operation result is " 0 ."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :---: | :---: | :---: | :---: |
| IMM | LDXB \#imm | 2716, imm | 2 | 1 |

Description example:
LDXB
\#IMM8
; $\mathrm{X} \leftarrow \mathrm{IMM8}\left(\mathrm{X}_{\mathrm{H}} \leftarrow 0016, \mathrm{XL} \leftarrow \mathrm{IMM8}\right)$

Function : Load

Operation data length: 16 bits or 8 bits

Operation $\quad: \quad \mathrm{Y} \leftarrow \mathrm{M}$
When $x=" 0$ "


When $x=" 1 "$


* In this case, the contents of Ү $_{\text {н }}$ do not change.

Description : Loads the contents of a memory to Y .

## Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | - | - | - | - | - | Z | - |

N : Set to "1" when MSB of the operation result is "1." Otherwise, cleared to "0."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMM | LDY \#imm | D616, imm | 2 | 1 |
| DIR | LDY dd | $1216, \mathrm{dd}$ | 2 | 3 |
| DIR, X | LDY dd, X | $41_{16,1 \mathrm{~B} 16, \mathrm{dd}}$ | 3 | 5 |
| ABS | LDY mmII | 1716, II, mm | 3 | 3 |
| ABS, X | LDY mmII, X | $4116,1 \mathrm{~F}_{16, \mathrm{II}, \mathrm{mm}}$ | 4 | 5 |

Note : In the immediate addressing mode, the byte number inclease by 1 when flag $x=$ " 0 ."

## Description example:

| CLM |  |  |
| :--- | :--- | :--- |
| LDY.W | \#IMM16 | $; Y \leftarrow I M M 16$ |
| LDY | MEM16 | $; Y \leftarrow M E M 16$ |
| SEM |  |  |
| LDY.B | \#IMM8 | $; Y L \leftarrow I M M 8$ |
| LDY | MEM8 | $; Y \leftarrow \leftarrow M E M 8$ |

Function : Load

Operation data length: 16 bits

Operation $\quad: \quad \mathrm{Y} \leftarrow$ IMM8 (Extension zero)


Description : Extends the 8-bit immediate value to the 16 -bit immediate value with 0 s, and loads the data to Y .

- This instruction is unaffected by flag $x$.
- The contents of $\mathrm{Y}_{\boldsymbol{H}}$ are always set to " $00_{16 \text {." }}$

Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | 0 | - | - | - | - | - | Z | - |

N : Always " 0 " because MSB of the operation result is " 0 ."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :---: | :---: | :---: | :---: |
| IMM | LDYB \#imm | 3716, imm | 2 | 1 |

Description example:
LDYB
\#IMM8
; $\mathrm{Y} \leftarrow \mathrm{IMM8}(\mathrm{Y} н \leftarrow 0016, \mathrm{YL} \leftarrow \mathrm{IMM8})$

Function : Logical shift to the right

Operation data length: 16 bits or 8 bits

## Operation



When $\mathrm{m}=$ " 0 "


When $\mathrm{m}=$ " 1 "


* In this case, the contents of Ассн do not change.

Description : Shifts all bits of Acc or a memory to the right by 1 bit. In this time, " 0 " is placed in MSB of Acc or a memory. Flag C is loaded from LSB of the data before the shift.

Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | 0 | - | - | - | - | - | Z | C |

N : Cleared to "0."
Z : Set to " 1 " when the operation result is " 0. ." Otherwise, cleared to " 0. ."
C : Set to "1" when LSB before the operation is "1." Otherwise, cleared to "0."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| A | LSR A | $43_{16}$ | 1 | 1 |
| A | LSR B | $81_{16}, 43_{16}$ | 2 | 2 |
| DIR | LSR dd | $21_{16,} 2 \mathrm{~A}_{16}, \mathrm{dd}$ | 3 | 7 |
| DIR, X | LSR dd, X | $21_{16,2 \mathrm{~B}_{16}, \mathrm{dd}}$ | 3 | 8 |
| ABS | LSR mmII | $21_{16,2} \mathrm{E}_{16}, \mathrm{II}, \mathrm{mm}$ | 4 | 7 |
| ABS, X | LSR mmII, X | $21_{16,2 \mathrm{~F}_{16}, \mathrm{II}, \mathrm{mm}}$ | 4 | 8 |

## Description example:

CLM
LSR
LSR
A
MEM16
; $\mathrm{A} \leftarrow \mathrm{A}$ is logically shifted to the right by 1 bit.
; MEM16 $\leftarrow$ MEM16 is logically shifted to the right by 1 bit.
SEM
LSR
LSR
A $\quad ; A_{L} \leftarrow A_{\llcorner }$is logically shifted to the right by 1 bit.
MEM8 $\quad$; MEM8 $\leftarrow$ MEM8 is logically shifted to the right by 1 bit.

Function : Logical shift to the right

Operation data length: 16 bits or 8 bits

## Operation



When $\mathrm{m}=$ " 0 "


When $m=" 1$ "


* In this case, the contents of Ан $_{\text {н }}$ do not change.

Description : Shifts all bits of A to the right by $n$ bits. A "0" is placed in MSB of A, and LSB is placed in flag $C$ each time its contents shifted by 1 bit.

- B cannot be used in this instruction.

Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | 0 | - | - | - | - | - | Z | C |

N : Always " 0 " because MSB of the operation result is " 0 ."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."
$C$ : Set to " 1 " if $L S B=$ " 1 " when the contents of $A$ are shifted by $(n-1)$ bits. Otherwise, cleared to "0."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| A | LSR A, \#imm | $\mathrm{C}_{16}, \mathrm{imm}$ | 2 | imm +6 |

Note : Any value (number of times shifted) from 0 to 15 can be set to imm.

## Description example:

CLM
LSR A, \#15 ; A $\leftarrow \mathrm{A}$ is logically shifted to the right by 15 bits.
SEM
LSR
A, \#7
; $A_{L} \leftarrow A_{L}$ is logically shifted to the right by 7 bits.

Function : Logical shift to the right

Operation data length: 32 bits

Operation


Description : Shifts all bits of $E$ in 32 -bit length to the right by $n$ bits. $A$ " 0 " is placed in MSB of $E$, and LSB is placed in flag $C$ each time its contents are shifted by 1 bit.

- This instruction is unaffected by flag m.


## Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | 0 | - | - | - | - | - | Z | C |

$N$ : Always " 0 " because MSB of the operation result is " 0. ."
Z : Set to "1" when the operation result is "0." Otherwise, cleared to "0."
$C$ : Set to " 1 " if $L S B=$ " 1 " when the contents of $E$ are shifted by $(n-1)$ bits. Otherwise, cleared to "0."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| A | LSRD E, \#imm | D116, imm | 2 | imm +8 |

Note : Any value (number of times shifted) from 0 to 31 can be set to imm.

## Description example:

LSRD
E, \#16
; $E \leftarrow E$ is logically shifted to the right by 16 bits.

Function : Move memory to memory

Operation data length: 16 bits or 8 bits

Operation $\quad: \quad \mathrm{M} \leftarrow \mathrm{M}$
When $\mathrm{m}=$ " 0 "


When $m=" 1$ "
M8(dest) M8(source)


Description : Transfers the contents of the source memory to the destination memory.

- This instruction includes the function of the LDM instruction in the conventional 7700 Family.


## Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode |  | Syntax | Machine code |  | Bytes |
| :--- | :--- | :--- | :--- | :---: | :---: | Cycles.

Note : In the immediate addressing mode, the byte number increases by 1 when flag $\mathrm{m}=$ " 0 ."

Description example:

| CLM |  |  |
| :--- | :--- | :--- |
| MOVM.W | MEM16, \#IMM16 | ; MEM16 $\leftarrow$ IMM16 |
| MOVM | MEM16(dest), MEM16(source) | ; MEM16(dest) $\leftarrow$ MEM16(source) |
| SEM |  | MEM8 $\leftarrow$ IMM8 |
| MOVM.B | MEM8, \#IMM8 | MEM |
| MOVM | MEM8(dest), MEM8(source) | ; MEM8(dest) $\leftarrow$ MEM8(source) |

Function : Move memory to memory

Operation data length: 8 bits

Operation $\quad: \quad \mathrm{M} 8 \leftarrow \mathrm{M} 8$
M8(dest) M8(source)


Description : Transfers the contents of the source memory to the destination memory in 8-bit length.

- The contents of the source memory do not change.
- This instruction is unaffected by flag m.


## Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode |  | Syntax | Machine code | Bytes | Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| dest | source |  |  |  |  |
| DIR | IMM | MOVMB dd, \#imm | A916, imm, dd | 3 | 5 |
| DIR | ABS | MOVMB dd, mmll | 4C $\mathrm{C}_{6}$, II, mm, dd | 4 | 6 |
| DIR | ABS, $X$ | MOVMB dd, mmll, X | 4D16, II, mm, dd | 4 | 7 |
| ABS | IMM | MOVMB mmill, \#imm | B916, imm, II, mm | 4 | 4 |
| ABS | DIR | MOVMB mmll, dd | 6816, dd, II, mm | 4 | 5 |
| ABS | DIR, X | MOVMB mmll, dd, X | 6916, dd, II, mm | 4 | 6 |
| ABS, X | IMM | MOVMB mmll, X, \#imm | 3116, 3B16, imm, II, mm | 5 | 6 |
| ABS | ABS | MOVMB mmll ${ }_{1}$, mmll2 | $6 \mathrm{C}_{16}, \mathrm{Il}_{2}, \mathrm{~mm}_{2}, \mathrm{II}_{1}, \mathrm{~mm}_{1}$ | 5 | 5 |
| DIR, X | IMM | MOVMB dd, X, \#imm | 3116, 3 ${ }_{16}$, imm, dd | 4 | 7 |
| DIR | DIR | MOVMB dd ${ }_{1}$, $\mathrm{dd}_{2}$ | 4816, dd2, dd 1 | 3 | 6 |

Description example:

| MOVMB | MEM8, \#IMM8 | $;$ MEM8 $\leftarrow$ IMM8 |
| :--- | :--- | :--- |
| MOVMB | MEM8(dest), MEM8(source) | $;$ MEM8(dest) $\leftarrow$ MEM8(source) |

Function : Move memory to memory

Operation data length: 16 bits or 8 bits

Operation $\quad: \quad M$ (dest 1$) \leftarrow M$ (source 1) ( $n$ : Number of times repeated transferring. $n=0$ to 15) M(dest 2$) \leftarrow \mathrm{M}$ (source 2 )
$M($ dest $n) \leftarrow M$ (source $n$ )
When $\mathrm{m}=$ " 0 "


M16(dest n) M16(source n)


When $m=" 1 "$
M8(dest 1) M8(source 1)


Description : Performs multiple memory-to-memory transfers by 1 instruction. Transfers are performed according to the addresses specified in the third and following bytes of the instruction. Up to 15 transfers can be performed.

- Memory contents on the source side do not change.
- No transfer is performed if a " 0 " is specified for the transfer count.
- This instruction can specify the different addressing modes for the source and destination, respectively; these addressing modes, however, cannot be changed until the multiple transfer specified by 1 instruction is completed.


## Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode |  | Syntax | Machine code | Bytes | Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| dest | source |  |  |  |  |
| DIR | IMM | MOVR \#n, dd1, \#imm1 , ..., ddn, \#immn | $6116, \mathrm{n}+1016, \mathrm{imm}_{1}, \mathrm{dd}_{1}, \ldots, \mathrm{imm}_{\mathrm{n}}, \mathrm{dd}_{n}$ | $\begin{gathered} 2 \times n+2 \\ \text { (Notes 2) } \end{gathered}$ | $5 \times n+3$ |
| DIR | DIR | MOVR \#n, ddd1, dds1 , ..., dddn, ddsn | $6116, \mathrm{n}+5016, d_{\text {dsi }} 1$ ddd1, ..., ddsn, dddn | $2 \times n+2$ | $6 \times n+3$ |
| DIR | ABS | MOVR \#n, dd 1 , mmllı , ..., ddn, mmlln | 6116, $\mathrm{n}+90_{16}, \mathrm{ll}_{1}, \mathrm{~mm}_{1}$, $\mathrm{dd}_{1}$ , ..., Iln, mmn, ddn | $3 \times n+2$ | $6 \times n+3$ |
| DIR | ABS, $X$ | MOVR \#n, dd $1, \mathrm{mmll}_{1}, \mathrm{X}$ , ..., ddn, mmlln, X | 7116, $\mathrm{n}+10_{16}, \mathrm{Il}_{1}, \mathrm{~mm}_{1}, \mathrm{dd}_{1}$ $, \ldots, \mathrm{lln}_{\mathrm{n}}, \mathrm{mm} \mathrm{m}_{\mathrm{n}} \mathrm{dd}_{\mathrm{n}}$ | $3 \times n+2$ | $6 \times n+3$ |
| ABS | IMM | MOVR \#n, mmlli, \#imm 1 , ..., mmilln, \#immn | 6116, $\mathrm{n}+30_{16}, \mathrm{imm}_{1}, \mathrm{Il}_{1}, \mathrm{~mm}_{1}$ , ..., immn, $\mathrm{Iln}_{\mathrm{n}}, \mathrm{mmn}$ | $\left\lvert\, \begin{gathered} 3 \times n+2 \\ \text { (Notes 2) } \end{gathered}\right.$ | $4 \times n+3$ |
| ABS | DIR | MOVR \#n, mmill ${ }^{2} \mathrm{dd}_{1}$ , ..., mmiln, ddn | 6116, $\mathrm{n}+70_{16,} \mathrm{dd}_{1}, \mathrm{ll}_{1}, \mathrm{~mm}_{1}$ , ..., ddn, $\mathrm{Iln}_{\mathrm{n}}, \mathrm{mm} \mathrm{n}$ | $3 \times n+2$ | $5 \times n+3$ |
| ABS | DIR, X | MOVR \#n, mmll 1 , $\mathrm{dd}_{1}, \mathrm{X}$ , ..., mmlln, ddn, X | $71_{16,} \mathrm{n}+70_{16,}, \mathrm{dd}_{1}, \\|_{1}, \mathrm{~mm}_{1}$ | $3 \times n+2$ | $6 \times n+3$ |
| ABS | ABS | MOVR \#n, mmild ${ }^{1}$, mmlls 1 , ..., mmildn, mmllsn | $61_{16}, \mathrm{n}+\mathrm{B}_{16}, \mathrm{Ils}_{\mathrm{s} 1}, \mathrm{~mm}_{\mathrm{s} 1}, \mathrm{Il}_{\mathrm{d} 1}, \mathrm{~mm}_{\mathrm{d} 1}$ , ..., Ilsn, mmsn, Ildn, mmdn | $4 \times n+2$ | $5 \times n+3$ |

Notes 1 : Any value from 0 to 15 can be set to n .
2 : Incremented by $n$ bytes when flag $m=" 0$."

## Description example:

CLM
MOVR.W 2, MEM16(dest1), \#IMM16a, MEM16(dest2), \#IMM16b
; MEM16(dest1) $\leftarrow$ IMM16a
; MEM16(dest2) $\leftarrow$ IMM16b
MOVR
2, MEM16(dest1), MEM16(source1), MEM16(dest2),
; MEM16(dest1) $\leftarrow$ MEM16(source1)
; MEM16(dest2) $\leftarrow$ MEM16(source2)
SEM
MOVR.B 2, MEM8(dest1), \#IMM8a, MEM8(dest2), \#IMM8b ; MEM8(dest1) $\leftarrow I M M 8 a$
; MEM8(dest2) $\leftarrow$ IMM8b
MOVR
2, MEM8(dest1), MEM8(source1), MEM8(dest2), MEM8(source2)
; MEM8(dest1) $\leftarrow$ MEM8(source1)
; MEM8(dest2) $\leftarrow$ MEM8(source2)

Function : Move memory to memory

Operation data length: 8 bits

Operation : M8(dest 1) $\leftarrow M 8$ (source 1) ( n : Number of times repeated transferring. $\mathrm{n}=0$ to 15) M8(dest 2) $\leftarrow$ M8(source 2)

M8(dest $n) \leftarrow$ M8(source $n$ )
M8(dest 1) M8(source 1)


M8(dest n) M8(source n)
$\square$
Description : Performs multiple memory-to-memory transfers by 1 instruction. Transfers are performed according to the addresses specified in the 3rd and following bytes of the instruction, in byte length. Up to 15 transfers can be performed.

- Memory contents on the source side do not change.
- No transfer is performed if a " 0 " is specified for the transfer count.
- This instruction can specify the different addressing modes for the source and destination, respectively; these addressing modes, however, cannot be changed until the multiple transfer specified by 1 instruction is completed.
- This instruction is unaffected by flag m.

Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode |  | Syntax | Machine code | Bytes | Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| dest | source |  |  |  |  |
| DIR | IMM | MOVRB \#n, dd 1 , \#imm 1 , ..., ddn, \#immn | $6116, \mathrm{n}+0016, \mathrm{imm}_{1}, \mathrm{dd} 1, \ldots, \mathrm{imm}_{\mathrm{n}}, \mathrm{ddn}$ | $2 \times n+2$ | $5 \times n+3$ |
| DIR | DIR | MOVRB \#n, ddd1, dds 1 , ..., dddn, ddsn | $6116, \mathrm{n}+4016, d_{\text {sil }}$, ddd1, ..., ddsn, dddn | $2 \times n+2$ | $6 \times n+3$ |
| DIR | ABS | MOVRB \#n, $\mathrm{dd}_{1}, \mathrm{mmll}_{1}$ , ..., ddn, mmlln | 6116, $n+8016, I_{1}, m m_{1}, d_{1}$ , ..., IIn, mmn, ddn | $3 \times n+2$ | $6 \times n+3$ |
| DIR | ABS, $X$ | MOVRB \#n, dd ${ }_{1}, \mathrm{mmlll}_{1}, \mathrm{X}$ , ..., ddn, mmlln, X | $71_{16}, \mathrm{n}+00_{16}, \mathrm{Il}_{1}, \mathrm{~mm}_{1}, \mathrm{dd}_{1} 3 \times \mathrm{n}+2$ , ..., Iln, mmn, ddn | $6 \times n+3$ |  |
| ABS | IMM | MOVRB \#n, mmll1, \#imm 1 , ..., mmlln, \#immn | 6116, $n+20_{16}$, imm $_{1}, \\|_{1}, m_{m} m_{1} 3 \times n+2$ , ..., immn, $\mathrm{Iln}_{\mathrm{n}}, \mathrm{mm}$ | $4 \times n+3$ |  |
| ABS | DIR | MOVRB \#n, mmlli, $\mathrm{dd}_{1}$ , ..., mmiln, ddn | 6116, $\mathrm{n}+60_{16}, \mathrm{dd}_{1}, \mathrm{Il}_{1}, \mathrm{~mm}_{1}$ , ..., ddn, lln, mmn | $3 \times n+2$ | $5 \times n+3$ |
| ABS | DIR, X | MOVRB \#n, mmll 1 , $\mathrm{dd}_{1}, \mathrm{X}$ , ..., mmlln, ddn, X | $71_{16}, \mathrm{n}+60_{16}, \mathrm{dd}_{1}, \mathrm{ll}_{1}, \mathrm{~mm} 13 \times \mathrm{n}+2$ , ..., ddn, $\mathrm{In}_{\mathrm{n}}, \mathrm{mm}_{\mathrm{n}}$ | $6 \times n+3$ |  |
| ABS | ABS | MOVRB \#n, mmild 1 , mmlls 1 , ..., mmlldn, mmllsn | $61_{16}, \mathrm{n}+\mathrm{A}_{16}, \mathrm{Ils}_{\mathrm{s} 1}, \mathrm{~mm}_{\mathrm{s} 1}, \mathrm{Il}_{\mathrm{d} 1}, \mathrm{~mm}_{\mathrm{d} 1}$ ,$\ldots$, llsn, mm sn, Illdn, mm dn | $4 \times n+2$ | $5 \times n+3$ |

Note : Any value from 0 to 15 can be set to $n$.
Description example:
MOVRB 2, MEM8(dest1), \#IMM8a, MEM8(dest2), \#IMM8b ; MEM8(dest1) $\leftarrow I M M 8 a$
MOVRB 2, MEM8(dest1), MEM8(source1), MEM8(dest2), MEM8(source2) $\leftarrow$ IMM8b
; MEM8(dest1) $\leftarrow$ MEM8(source1)
; MEM8(dest2) $\leftarrow$ MEM8(source2)

Function : Multiplication (Unsigned)

Operation data length: 16 bits or 8 bits

Operation $\quad: \quad(B, A) \leftarrow A$ (Multiplicand) $\times M$ (Multiplier)
When $m=$ "0"


When $m=" 1 "$


* In this case, the contents of $A_{н}$ and $\mathrm{B}_{\boldsymbol{н}}$ do not change.

Description : The contents of $A$ are multiplied by the contents of a memory. The higher of result is stored in $B$ and lower is stored in $A$.

Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | - | - | - | - | - | Z | 0 |

N : Set to " 1 " when MSB (MSB of $B$ ) of the operation result is " 1 ." Otherwise, cleared to " 0. ."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."
C : Cleared to "0."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :---: | :---: | :---: | :---: | :---: |
| IMM | MPY \#imm | 3116, C716, imm | 3 | 8 |
| DIR | MPY dd | 2116, CA16, dd | 3 | 9 |
| DIR, X | MPY dd, X | 2116, CB16, dd | 3 | 10 |
| (DIR) | MPY (dd) | 2116, C016, dd | 3 | 11 |
| (DIR, X) | MPY (dd, X) | 2116, C116, dd | 3 | 12 |
| (DIR), Y | MPY (dd), Y | 2116, C816, dd | 3 | 12 |
| L(DIR) | MPY L(dd) | 2116, C216, dd | 3 | 13 |
| L(DIR), Y | MPY L(dd), Y | 2116, C916, dd | 3 | 14 |
| SR | MPY nn, S | 2116, C316, nn | 3 | 10 |
| (SR), Y | MPY (nn, S), Y | 2116, C416, nn | 3 | 13 |
| ABS | MPY mmll | 2116, CE16, II, mm | 4 | 9 |
| ABS, $X$ | MPY mmll, X | 2116, CF16, II, mm | 4 | 10 |
| ABS, Y | MPY mmll, Y | 2116, C616, II, mm | 4 | 10 |
| ABL | MPY hhmmll | 2116, $\mathrm{CC}_{16}$, II, mm, hh | 5 | 10 |
| ABL, X | MPY hhmmll, X | 2116, CD16, II, mm, hh | 5 | 11 |

Notes 1: In the immediate addressing mode, the byte number increases by 1 when flag $m=" 0$."
2: The cycle number in this table applies to the case of 8 -bit $\times 8$-bit operation. In the case of 16 -bit $\times 16$-bit operation, the cycle number increases by 4 .

## Description example:

| CLM |  |  |
| :--- | :--- | :--- |
| MPY.W | \#IMM16 | B, $A \leftarrow A \times I M M 16$ |
| MPY | MEM16 | B, $A \leftarrow A \times M E M 16$ |
| SEM | \#IMM8 | $; B L, A L \leftarrow A L \times I M M 8$ |
| MPY.B | MEM8 | $B L, A L \leftarrow A L \times M E M 8$ |
| MPY |  |  |

Function : Multiplication (Signed)

Operation data length: 16 bits or 8 bits

Operation $\quad: \quad(B, A) \leftarrow A$ (Multiplicand) $\times M$ (Multiplier)
When $m=$ "0"


* S represents MSB of the data.

When $m=" 1 "$


* S represents MSB of the data.
* In this case, the contents of $A_{н}$ and $B_{н}$ do not change.

Description : The contents of $A$ are multiplied by the contents of a memory. The high order of result is stored in $B$ and low order is stored in $A$. MSB of $B$ becomes the sign bit.

Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | - | - | - | - | - | Z | 0 |

$N$ : Set to " 1 " when MSB (MSB of $B$ ) of the operation result is " 1 ." Otherwise, cleared to " 0 ."
Z : Set to "1" when the operation result is " 0 ." Otherwise, cleared to "0."
C : Cleared to "0."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :---: | :---: | :---: | :---: | :---: |
| IMM | MPYS \#imm | 3116, D716, imm | 3 | 8 |
| DIR | MPYS dd | 2116, DA ${ }_{16}$, dd | 3 | 9 |
| DIR, X | MPYS dd, X | 2116, DB16, dd | 3 | 10 |
| (DIR) | MPYS (dd) | 2116, D016, dd | 3 | 11 |
| (DIR, X) | MPYS (dd, X) | 2116, D116, dd | 3 | 12 |
| (DIR), Y | MPYS (dd), Y | 2116, D816, dd | 3 | 12 |
| L(DIR) | MPYS L(dd) | 2116, D216, dd | 3 | 13 |
| L(DIR), Y | MPYS L(dd), Y | 2116, D916, dd | 3 | 14 |
| SR | MPYS nn, S | 2116, D316, nn | 3 | 10 |
| (SR), Y | MPYS (nn, S), Y | 2116, D416, nn | 3 | 13 |
| ABS | MPYS mmll | 2116, DE $16, \mathrm{II}, \mathrm{mm}$ | 4 | 9 |
| ABS, $X$ | MPYS mmll, X | 2116, DF16, II, mm | 4 | 10 |
| ABS, Y | MPYS mmll, Y | 2116, D616, II, mm | 4 | 10 |
| ABL | MPYS hhmmll | 2116, DC ${ }_{16}$, II, mm, hh | 5 | 10 |
| ABL, X | MPYS hhmmll, X | 2116, DD16, II, mm, hh | 5 | 11 |

Notes 1: In the immediate addressing mode, the byte number increases by 1 when flag $\mathrm{m}=$ " 0 ."
2: The cycle number in this table applies to the case of 8 -bit $\times 8$-bit operation. In the case of 16 -bit $\times 16$-bit operation, the cycle number increases by 4 .

## Description example:

| CLM |  |  |
| :--- | :--- | :--- |
| MPYS.W | \#IMM16 | $; B, A \leftarrow A \times I M M 16$ |
| MPYS | MEM16 | $; B, A \leftarrow A \times M E M 16$ |
| SEM |  | $; B L, A L \leftarrow A L \times I M M 8$ |
| MPYS.B | \#IMM8 | ; $A L, A L \leftarrow A L \times M E M 8$ |
| MPYS | MEM8 |  |

Function : Move

Operation data length: 16 bits or 8 bits

Operation $\quad: \quad M(n$ to $n+i-1) \leftarrow M(m$ to $m+i-1) \quad(i:$ transfer byte number $)$

Description : Normally, a block of data is transferred from higher addresses to lower addresses. The transfer is performed in the ascending address order of the block being transferred.


- The 3rd byte of the instruction The 4th byte of the instruction X Y
A
: Transfer destination bank,
: Transfer source bank,
: Transfer destination address,
: Transfer source address,
: Byte number of the transfed data block are specified.
(Specify X, Y, and A before this instruction is executed.)
- When $m=$ " 0 " : 0- to 65535-byte data can be transferred.

When $m=" 1 ": 0$ - to 255-byte data can be transferred.
When $x=$ " 0 " : Transfer source area and transfer destination area can be set to the addresses from 0 to 65535 (FFFF ${ }_{16}$ ).
When $x=$ " 1 ": Transfer source area and transfer destination area can be set to the addresses from 0 to $255\left(\mathrm{FF}_{16}\right)$.

- Contents of registers after transfer

X : Transfer source area end (highest) address + 1
Y : Transfer destination area end (highest) address + 1
A : FFFF ${ }_{16}$
DT : Bank number of transfer destination

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :---: | :---: | :---: | :---: |
| BLK | MVN hh1, hh2 | $31_{16,2 B_{16}, h_{1}, h_{2}}$ | 4 | $5 \times \mathrm{i}+5$ |

Note: The cycle number in this table applies when the number of bytes transferred, i , is an even number. When i is an odd number, the cycle number is obtained as follows:
$5 \times i+10$.

## Description example:

CLM
LDA.W \#IMM16
LDX LABEL2
LDY LABEL1
MVN BANK1, BANK2


Function : Move

Operation data length: 16 bits or 8 bits

Operation $\quad: \quad M(n-i+1$ to $n) \leftarrow M(m-i+1$ to $m) \quad(i:$ transfer byte number)

Description : Normally, a block of data is transferred from lower addresses to higher addresses. The transfer is performed in the descending address order of the block being transferred.


- The 3rd byte of the instruction The 4th byte of the instruction X Y A
: Transfer destination bank,
: Transfer source bank,
: Transfer destination address,
: Transfer source address,
: Byte number of the transfed data block are specified.
(Specify $\mathrm{X}, \mathrm{Y}$, and A before this instruction is executed.)
- When $m=$ "0" : 0- to 65535-byte data can be transferred.

When $m=$ "1": 0- to 255-byte data can be transferred.
When $x=$ " 0 ": Transfer source area and transfer destination area can be set to the addresses from 0 to 65535 (FFFF ${ }_{16}$ ).
When $x=$ " 1 " : Transfer source area and transfer destination area can be set to the addresses from 0 to 255 ( $\mathrm{FF}_{16}$ ).

- Contents of registers after transfer

X : Transfer source area end (lowest) address - 1
Y : Transfer destination area end (lowest) address - 1
A : $\mathrm{FFFF}_{16}$
DT : Bank number of transfer destination
Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :---: | :---: | :---: | :---: |
| BLK | MVP hh $1, h_{2}$ | $31_{16,2 A_{16}, h_{1}, h_{2}}$ | 4 | $5 \times \mathrm{i}+9$ |

Note: The cycle number in this table applies when the number of bytes transferred, i , is an even number. When i is an odd number, the cycle number is obtained as follows:
$5 \times i+14$ (note that the cycle number becomes 10 when 1 byte is transferred).

## Description example:

CLM
LDA.W \#IMM16
LDX LABEL1
LDY LABEL2
MVP BANK2, BANK1


Function : Negation

Operation data length: 16 bits or 8 bits

Operation $\quad: \quad$ Acc $\leftarrow-$ Acc
When $m=$ "0"


When $m=" 1 "$


* In this case, the contents of Ассн do not change.

Description : Negates the sign of Acc contents, and stores the result in Acc.

## Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | V | - | - | - | - | Z | C |

N : Set to "1" when MSB of the operation result is "1." Otherwise, cleared to "0."
V : Set to " 1 " when the result of the operation (regarded as a signed operation) is a value outside the range of -32768 to +32767 ( -128 to +127 when flag m is " 1 "). Otherwise, cleared to " 0 ."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."
C : Set to "1" when the result of the operation (regarded as an unsigned operation) exceeds +65535 (+255 when flag $m$ is " 1 "). Otherwise, cleared to " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| A | NEG A | $24_{16}$ | 1 | 1 |
| A | NEG B | $81_{16,} 24_{16}$ | 2 | 2 |

Description example:
CLM
NEG
SEM
NEG
A
; $\mathrm{A} \leftarrow-\mathrm{A}$

B
; $\mathrm{BL} \leftarrow-\mathrm{BL}$

Function : Negation

Operation data length: 32 bits

Operation $\quad: \quad E \leftarrow-E$


Description : Negates the sign of E contents, and stores the result in E.

## Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | V | - | - | - | - | Z | C |

N : Set to "1" when MSB of the operation result is "1." Otherwise, cleared to "0."
V : Set to " 1 " when the result of the operation (regarded as a signed operation) is a value outside the range of -2147483648 to +2147483647 . Otherwise, cleared to " 0. ."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."
C : Set to "1" when the result of the operation (regarded as an unsigned operation) exceeds +4294967295. Otherwise, cleared to "0."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :---: | :---: | :---: | :---: | :---: |
| A | NEGD E | $31_{16,} 8016$ | 2 | 4 |

Description example:
NEGD
E
; $\mathrm{E} \leftarrow-\mathrm{E}$

Function : No operation

Operation data length:

Operation $\quad: \quad \mathrm{PC} \leftarrow \mathrm{PC}+1$ (If a carry occurs in PC, PG $\leftarrow P G+1$ )
Description : Only increments the program counter by 1 and nothing else.

## Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMP | NOP | $74_{16}$ | 1 | 1 |

Description example:
NOP

Function : Logical OR

Operation data length: 16 bits or 8 bits

Operation $\quad: \quad A c c \leftarrow A c c \vee M$
When $\mathrm{m}=$ " 0 "


When $m=" 1 "$


* In this case, the contents of Ассн do not change.

Description : Performs the logical OR between the contents of Acc and the contents of a memory, and stores the result in Acc.

## Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | - | - | - | - | - | Z | - |

N : Set to "1" when MSB of the operation result is "1." Otherwise, cleared to "0."
$Z$ : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :---: | :---: | :---: | :---: | :---: |
| IMM | ORA A, \#imm | 5616, imm (8116, 5616, imm) | 2 (3) | 1 (2) |
| DIR | ORA A, dd | $5 \mathrm{~A}_{16}$, dd (8116, $5 \mathrm{~A}_{16}$, dd) | 2 (3) | 3 (4) |
| DIR, X | ORA A, dd, X | $5 \mathrm{~B}_{16}$, dd (8116, 5B16, dd) | 2 (3) | 4 (5) |
| (DIR) | ORA A, (dd) | $11_{16,5016, ~ d d ~(9116, ~ 5016, ~ d d) ~}^{\text {( }}$ | 3 (3) | 6 (6) |
| (DIR, X) | ORA A, (dd, X) | 1116, 5116, dd (9116, 5116, dd) | 3 (3) | 7 (7) |
| (DIR), Y | ORA A, (dd), Y | 1116,5816, dd (9116, 5816, dd) | 3 (3) | 7 (7) |
| L(DIR) | ORA A, L(dd) | 1116,5216, dd (9116, 5216, dd) | 3 (3) | 8 (8) |
| L(DIR), Y | ORA A, L(dd), Y | 1116,5916, dd (9116, 5916, dd) | 3 (3) | 9 (9) |
| SR | ORA A, nn, S | $1116,5316, \mathrm{nn}\left(91_{16,5316, ~ n n)}\right.$ | 3 (3) | 5 (5) |
| (SR), Y | ORA A, (nn, S), Y | 1116, 5416, nn (9116, 5416, nn) | 3 (3) | 8 (8) |
| ABS | ORA A, mmll | 5 $\mathrm{E}_{16}$, II, mm (8116, $5 \mathrm{E}_{16}$, II, mm) | 3 (4) | 3 (4) |
| ABS, X | ORA A, mmll, X | 5F16, II, mm (8116, 5F16, II, mm) | 3 (4) | 4 (5) |
| ABS, Y | ORA A, mmll, Y | 1116, 5616, II, mm (9116, 5616, II, mm) | 4 (4) | 5 (5) |
| ABL | ORA A, hhmmll | $11_{16}, 5 \mathrm{C}_{16}, \mathrm{II}, \mathrm{mm}$, hh (9116, 5C16, II, mm, hh) | 5 (5) | 5 (5) |
| ABL, X | ORA A, hhmmll, X | 1116, 5D16, II, mm, hh (9116, 5D16, II, mm, hh) | 5 (5) | 6 (6) |

Notes 1: This table applies when using accumulator A. When using accumulator B, replace "A" with "B" in the syntax. In this case, the machine code, the number of bytes, and the number of cycles enclosed in parentheses are applied.
2: In the immediate addressing mode, the byte number increases by 1 when flag $\mathrm{m}=$ " 0 ."

## Description example:

CLM
ORA.W
A, \#IMM16
; $A \leftarrow A \vee I M M 16$
ORA
B, MEM16
; $B \leftarrow B \vee$ MEM16
SEM
ORA.B
A, \#IMM8
; $A_{L} \leftarrow A L \vee I M M 8$
ORA
B, MEM8
; $\mathrm{BL} \leftarrow \mathrm{BL} \vee$ MEM8

Function : Logical OR

Operation data length: 8 bits

Operation $: \quad A c c\llcorner\leftarrow A c c\llcorner\vee I M M 8$


Description : Performs logical OR between the contents of Accı and immediate value in length of 8 bits, and stores the result in Acc.

This instruction is unaffected by flag m.

- The contents of Ассн do not change.


## Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | - | - | - | - | - | Z | - |

N : Set to " 1 " when MSB of the operation result is "1." Otherwise, cleared to "0."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMM | ORAB A, \#imm | $63_{16,}$ imm | 2 | 1 |
| IMM | ORAB B, \#imm | $81_{16,}, 63_{16,}, \mathrm{imm}$ | 3 | 2 |

Description example:
ORAB
A, \#IMM8
; $A L \leftarrow A L \vee I M M 8$
ORAB
B, \#IMM8
; $B L \leftarrow B L \vee I M M 8$

Function : Logical OR

Operation data length: 16 bits or 8 bits

Operation : $\mathrm{M} \leftarrow \mathrm{M} \vee \mathrm{IMM}$
When $\mathrm{m}=$ " 0 "


When $\mathrm{m}=$ " 1 "
M8 88
$\square \vee \square \vee \mathrm{IMM} 8$

Description : Performs the logical OR between the contents of a memory and the immediate value, and stores the result in the memory.

- This instruction includes the function of the SEB instruction in the conventional 7700 Family.


## Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | - | - | - | - | - | Z | - |

N : Set to " 1 " when MSB of the operation result is "1." Otherwise, cleared to "0."
$Z$ : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| DIR | ORAM dd, \#imm | 5116, 3316, dd, imm | 4 | 7 |
| ABS | ORAM mmll, \#imm | $5116,3716, \mathrm{II}, \mathrm{mm}, \mathrm{imm}$ | 5 | 7 |

Note : When flag $\mathrm{m}=$ " 0 ." the byte number increases by 1 .

Description example:

| CLM |  |  |
| :--- | :--- | :--- |
| ORAM.W | MEM16, \#IMM16 | MEM1 $6 \leftarrow$ MEM16 $\vee$ IMM16 |
| SEM | MEM8 $\leftarrow$ MEM8 $\vee$ IMM8 |  |
| ORAM.B | MEM8, \#IMM8 | MEM $\leftarrow$ MEM |

Function : Logical OR

Operation data length: 8 bits

Operation $: \quad \mathrm{M} 8 \leftarrow \mathrm{M} 8 \vee \mathrm{IMM8}$


Description : Performs the logical OR between the contents of a memory and the immediate value in 8 bits length, and stores the result in the memory.

- This instruction is unaffected by flag $m$.

Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | - | - | - | - | - | Z | - |

N : Set to " 1 " when MSB of the operation result is "1." Otherwise, cleared to " 0. ."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| DIR | ORAMB dd, \#imm | 5116, 3216, dd, imm | 4 | 7 |
| ABS | ORAMB mmll, \#mm | $5116,3616, \mathrm{II}, \mathrm{mm}, \mathrm{imm}$ | 5 | 7 |

Description example:
ORAMB MEM8, \#IMM8 ; MEM8 $\leftarrow$ MEM8 $\vee$ IMM8

Function : Logical OR

Operation data length: 32 bits

Operation : M32 $\leftarrow$ M32 $\vee$ IMM32


Description : Performs the logical OR between the contents of a memory and immediate value in 32 bits length, and stores the result in the memory.

- This instruction is unaffected by flag m.

Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | - | - | - | - | - | Z | - |

N : Set to " 1 " when MSB of the operation result is "1." Otherwise, cleared to "0."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :---: | :---: | :---: | :---: | :---: |
| DIR | ORAMD dd, \#imm | $5116, \mathrm{~B} 316, \mathrm{dd}$, immLL, immLH, immHL, immH | 7 | 10 |
| ABS | ORAMD mmll, \#imm | $5116, B 716, \mathrm{II}, \mathrm{mm}$, immLL, immLH, immHL, immH\% | 8 | 10 |

Description example:
ORAMD MEM32, \#IMM32 ; MEM32 $\leftarrow$ MEM32 V IMM32

Function : Stack manipulation (Push)

Operation data length: 16 bits

Operation $\quad: \quad$ Stack $\leftarrow$ IMM16

| (S) just after instruction execution | Stack |
| :---: | :---: |
|  |  |
|  | IMML |
| (S) just before instruction execution | IMM |
|  |  |

Description : Pushes the 16-bit immediate value onto the stack.

- This instruction is unaffected by flag $m$.

Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :---: | :---: | :---: | :---: |
| STK | PEA \#immнimmL | $3116,4 \mathrm{C}_{16}, \mathrm{immL}, \mathrm{immH}$ | 4 | 5 |

Description example:
PEA \#IMM16
; $(S) \leftarrow$ IMM16н
; $(S-1) \leftarrow$ IMM16L

Function : Stack manipulation (Push)

Operation data length: 16 bits

Operation $\quad: \quad$ Stack $\leftarrow M 16(D P R n+d d) \quad(n=0$ to 3$)$

| (S) just after instruction execution | Stack |
| :--- | :--- |
|  |  |

Description : Pushes the contents of the address specified by the sum of the contents of the DPRn and the offset value onto the stack in 16-bit length.

- This instruction is unaffected by flag $m$.


## Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| STK | PEI dd | $3116,4 \mathrm{~B}_{16}, \mathrm{dd}$ | 3 | 7 |

Description example:

$$
\begin{array}{cl}
\text { PEI } \quad \text { DP0+: offset } & ;(S) \leftarrow(\text { DPRO }+\mathrm{dd}+1) \\
& ;(S-1) \leftarrow(\text { DPRO }+\mathrm{dd})
\end{array}
$$

Function : Stack manipulation (Push)

Operation data length: 16 bits

Operation $\quad: \quad$ Stack $\leftarrow P C+I M M 16$


Description : Pushes the sum of the PC contents and 16-bit immediate value onto the stack in length of 16 bits.

- This instruction is unaffected by flag m.

Status flags : $\quad$| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :---: | :---: | :---: | :---: |
| STK | PER \#immнimmL | $3116,4 D_{16, ~ i m m L, ~ i m m H ~}^{2}$ | 4 | 6 |

Description example:

$$
\begin{array}{ll}
\text { PER } \quad \text { \#MM16 } & ;(\mathrm{S}) \leftarrow(\mathrm{PC}+\mathrm{IMM16)H} \\
& ;(\mathrm{S}-1) \leftarrow(\mathrm{PC}+\mathrm{IMM16})\llcorner
\end{array}
$$

Function : Stack manipulation (Push)

Operation data length: 16 bits or 8 bits

Operation : Stack $\leftarrow \mathrm{A}$
When $m=" 0$ "

| (S) just after instruction execution | Stack |
| ---: | :--- |
|  |  |
|  | $A_{L}$ |
|  | $A_{H}$ |
|  |  |

When $\mathrm{m}=$ " 1 "

|  | Stack |
| ---: | ---: |
| $(\mathrm{S})$ just after instruction execution |  |
| $(\mathrm{S})$ just before instruction execution | $\mathrm{A}_{\mathrm{L}}$ |
|  |  |

Description : Pushes the contents of $A$ onto the stack.

Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :---: | :---: | :---: | :---: | :---: |
| STK | PHA | 8516 | 1 | 4 |

Description example:
CLM
PHA
SEM
PHA
$;(S) \leftarrow A H,(S-1) \leftarrow A L$
; $(S) \leftarrow A L$

Function : Stack manipulation (Push)

Operation data length: 16 bits or 8 bits

Operation : Stack $\leftarrow B$
When $m=" 0 "$

| (S) just after instruction execution | Stack |
| ---: | :---: |
|  |  |
|  | $\mathrm{BL}_{\mathrm{L}}$ |
|  | $\mathrm{B}_{\mathrm{H}}$ |
| $(\mathrm{S})$ just before instruction execution |  |

When $\mathrm{m}=$ " 1 "

|  | Stack |
| ---: | ---: |
| $(\mathrm{S})$ just after instruction execution |  |
|  |  |

Description : Pushes the contents of B onto the stack.

Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| STK | PHB | 8116,8516 | 2 | 5 |

Description example:
CLM
PHB
; $(S) \leftarrow B н,(S-1) \leftarrow B\llcorner$
SEM
PHB
; $(S) \leftarrow B L$

Function : Stack manipulation (Push)

Operation data length: 16 bits

Operation : Stack $\leftarrow$ DPR0

| (S) just after instruction execution | Stack |
| :---: | :---: |
|  |  |
|  | DPR0L |
| (S) just before instruction execution | DPR0н |
|  |  |

Description : Pushes the contents of DPRO in 16-bit length onto the stack.

- This instruction is unaffected by flag m.

Status flags : $\quad$| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :---: | :---: | :---: | :---: | :---: |
| STK | PHD | 8316 | 1 | 4 |

Description example:
PHD
; $(S, S-1) \leftarrow$ DPR0

Function : Stack manipulation

Operation data length: 16 bits

Operation : Stack $\leftarrow$ DPRn ( $\mathrm{n}=0$ to 3. Multiple DPRs can be pushed onto the stack.) When DPR0 to DPR3 are specified

| (S) just after instruction execution | Stack |
| :---: | :---: |
|  |  |
|  | DPR3L |
|  | DPR3H |
|  | DPR2L |
|  | DPR2H |
|  | DPR1L |
|  | DPR1н |
|  | DPROL |
| (S) just before instruction execution | DPROH |

Description : Pushes the contents of the specified DPRn (DPR0 to DPR3) in 16-bit length onto the stack.

- Multiple DPRs can be pushed onto the stack by 1 instruction. If multiple DPRs are specified, they are pushed onto the stack in order of DPR0, DPR1, DPR2, and DPR3.
- This instruction is unaffected by flag $m$.


## Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| STK | PHD n | B816, $0 ?_{16}$ | 2 | 12 |
|  | PHD $\left(\mathrm{n}_{1}, \ldots, \mathrm{n}_{\mathrm{i}}\right)$ | B816, $0 ?_{16}$ | 2 | $\mathrm{i}+11$ |

Notes 1: Any value from 0 to 3 can be set to $n$.
2: The second line of the syntax format pushes multiple DPRs by 1 instruction.
3: The inside of parentheses ( $n 1, \ldots$, ni) specifies 0 to 3 (numbers representing DPRn). 4: i : indicates DPRn specified (1 to 4).
5: ? : the bit corresponding to the specified DPRn becomes "1."
The diagram below shows the relationship between bits and DPRn.
b7

|  | b0 |  |  |  |  |  |  |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | DPR3 | DPR2 | DPR1 | DPR0 |

## Description example:

PHD
1
; $(S, S-1) \leftarrow$ DPR1
PHD
$(0,3)$
; $(S, S-1) \leftarrow$ DPR0
; $(S-2, S-3) \leftarrow$ DPR3

Function : Stack manipulation (Push)

Operation data length: 8 bits

Operation : Stack $\leftarrow \mathrm{PG}$

|  | Stack |
| ---: | ---: |
|  |  |
| (S) just after instruction execution |  |
|  |  |
|  |  |
|  |  |

Description : Pushes the contents of PG in 8-bit length onto the stack.

- This instruction is unaffected by flag $m$.

Status flags : $\quad$| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| STK | PHG | 3116,6016 | 2 | 4 |

Description example:
PHG
; $(\mathrm{S}) \leftarrow \mathrm{PG}$

Function : Stack manipulation and Load

Operation data length: 16 bits

Operation $: \quad$ Stack $\leftarrow$ DPRn ( $\mathrm{n}=0$ to 3 . Multiple DPRs can be specified.)
DPRn $\leftarrow$ IMM16
When DPR0 to DPR3 are specified


## Description

: Loads the 16-bit immediate value to DPRn (DPR0 to DPR3), after pushing the contents of the specified DPRn in 16-bit length onto the stack.

- Multiple DPRs can be specified. If multiple DPRs are specified, they are pushed onto the stack in order of DPR0, DPR1, DPR2, and DPR3, and loads the immediate value in the same order.
- This instruction is unaffected by flag m.


## Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :---: | :---: | :---: | :---: | :---: |
| STK | PHLD n, \#imm | B816, ?? ${ }_{\text {16, }}$ immL, immH | 4 | 14 |
|  | PHLD ( $\mathrm{n}_{1}, \ldots, \mathrm{n}_{\mathrm{i}}$ ) \#imm1, ..., \#immi | B816, ?? ${ }^{16, \text { immL1, immH1 }}$ , ..., immLi, immн | $2 \times i+2$ | $3 \times i+11$ |

Notes 1: Any value from 0 to 3 can be set to $n$.
2: The second line of the syntax format pushes multiple DPRs by 1 instruction.
3: The inside of parentheses ( $n 1, \cdots$, ni) specifies 0 to 3 (numbers representing DPRn).
4: i : indicates DPRn specified (1 to 4).
5: ? : the bit corresponding to the specified DPRn becomes "1."
The diagram below shows the relationship between bits and DPRn.

$$
\begin{aligned}
& \mathrm{b} 7 \\
& \begin{array}{|c|c|c|c|c|c|c|c|}
\hline \text { DPR3 } & \text { DPR2 } & \text { DPR1 } & \text { DPR0 } & \text { DPR3 } & \text { DPR2 } & \text { DPR1 } & \text { DPR0 } \\
\hline \hline
\end{array} \\
& \hline \mathrm{b}(\mathrm{n}) \text { and } \mathrm{b}(\mathrm{n}+4) \text { become the same contents }(\mathrm{n}=0 \text { to } 3) .
\end{aligned}
$$

## Description example:

| PHLD | $0, \#$ IMM16 | $;(S, S-1) \leftarrow$ DPR 0 |
| ---: | :--- | :--- |
|  | $;$ DPR0 $\leftarrow$ IMM16 |  |
| PHLD | $(0,3), \#$ IMM16a, \#IMM16b | $;(S, S-1) \leftarrow$ DPR0 |
|  | $;(S-2, S-3) \leftarrow$ DPR3 |  |
|  | $;$ DPR0 $\leftarrow$ IMM16a |  |
|  | $; D P R 3 \leftarrow$ IMM16b |  |

Function : Stack manipulation (Push)

Operation data length: 16 bits

Operation : Stack $\leftarrow P S$

| (S) just after instruction execution | Stack |
| ---: | :---: |
|  |  |
|  | PSL |
|  | PS н |

Description : Pushes the contents of PS in 16-bit length onto the stack.

- This instruction is unaffected by flag $m$.

Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| STK | PHP | A516 | 1 | 4 |

Description example:
PHP
; $(S, S-1) \leftarrow P S$

Function : Stack manipulation (Push)

Operation data length: 8 bits

Operation : Stack $\leftarrow$ DT

|  | Stack |
| ---: | :---: |
|  |  |
| (S) just after instruction execution |  |
|  |  |

Description : Pushes the contents of DT in 8-bit length onto the stack.

- This instruction is unaffected by flag $m$.

Status flags : $\quad$| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| STK | PHT | 3116,4016 | 2 | 4 |

Description example:
PHT
; $(\mathrm{S}) \leftarrow \mathrm{DT}$

Function : Stack manipulation (Push)

Operation data length: 16 bits or 8 bits

Operation : Stack $\leftarrow X$
When $\mathrm{x}=$ " 0 "

|  | Stack |
| ---: | ---: |
| $(\mathrm{S})$ just after instruction execution |  |
|  | $\mathrm{X}_{\mathrm{L}}$ |
|  |  |
|  |  |

When $x=" 1 "$

|  | Stack |
| ---: | ---: |
| $(\mathrm{S})$ just after instruction execution |  |
| $(\mathrm{S})$ just before instruction execution | $\mathrm{X}_{\mathrm{L}}$ |
|  |  |

Description : Pushes the contents of $X$ onto the stack.

Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| STK | PHX | C516 | 1 | 4 |

Description example:

| CLP | $x$ |
| :--- | :--- |
| PHX | $x$ |
| SEP | $x$ |
| PHX |  |

$;(S, S-1) \leftarrow X$
PHX $\quad$ (S) $\leftarrow \mathrm{X}_{\mathrm{L}}$

Function : Stack manipulation (Push)

Operation data length: 16 bits or 8 bits

Operation $\quad: \quad$ Stack $\leftarrow Y$
When $\mathrm{x}=$ " 0 "

| (S) just after instruction execution | Stack |
| ---: | ---: |
|  |  |
|  | $\mathrm{Y}_{\mathrm{L}}$ |
|  | $\mathrm{Y}_{H}$ |
|  |  |

When $x=" 1 "$

|  | Stack |
| ---: | ---: |
| $(\mathrm{S})$ just after instruction execution |  |
| $(\mathrm{S})$ just before instruction execution | Y L |
|  |  |

Description : Pushes the contents of $Y$ onto the stack.

Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| STK | PHY | E516 | 1 | 4 |

Description example:

| CLP | $x$ |  |
| :--- | :--- | :--- |
| PHY |  | $(S, S-1) \leftarrow Y$ |
| SEP | $x$ | $;(S) \leftarrow Y L$ |

Function : Stack manipulation

Operation data length: 16 bits or 8 bits

Operation $\quad: \quad A \leftarrow$ Stack
When $\mathrm{m}=$ "0"


When $m=" 1 "$
AL


* In this case, the contents of $A_{H}$ do not change.

Description : Restores the contents of the stack to A.

Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | - | - | - | - | - | Z | - |

N : Set to "1" when MSB of the operation result is "1." Otherwise, cleared to " 0 ."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :---: | :---: | :---: | :---: | :---: |
| STK | PLA | 9516 | 1 | 4 |

## Description example:

CLB
PLA
SEB
PLA

$$
\begin{aligned}
& ; A L \leftarrow(S+1), A H \leftarrow(S+2) \\
& ; A L \leftarrow(S+1)
\end{aligned}
$$

Function : Stack manipulation

Operation data length: 16 bits or 8 bits

Operation $\quad: \quad B \leftarrow$ Stack
When $m=$ " 0
B

When $\mathrm{m}=$ " 1 "
BL

|  | Stack |  |
| :--- | :--- | :--- |
| (S) just before instruction execution |  |  |
| (S) just after instruction execution |  |  |
|  |  |  |
|  |  |  |

* In this case, the contents of $\mathrm{B}_{\mathrm{H}}$ do not change.

Description : Restores the contents of the stack to $B$.

Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | - | - | - | - | - | Z | - |

N : Set to "1" when MSB of the operation result is "1." Otherwise, cleared to " 0. ."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :---: | :---: | :---: | :---: |
| STK | PLB | 8116,9516 | 2 | 5 |

Description example:
CLB
PLB
; $\mathrm{BL} \leftarrow(\mathrm{S}+1), \mathrm{BH} \leftarrow(\mathrm{S}+2)$
SEB
PLB
; $\mathrm{BL} \leftarrow(\mathrm{S}+1)$

Function : Stack manipulation

Operation data length: 16 bits

Operation : DPRO $\leftarrow$ Stack


Description : Restores the contents of the stack in 16-bit length to DPRO.

- This instruction is unaffected by flag m.

Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :---: | :---: | :---: | :---: | :---: |
| STK | PLD | 9316 | 1 | 5 |

Description example:
PLD

$$
\begin{aligned}
& ; \text { DPROL } \leftarrow(S+1) \\
& ; \text { DPROH } \leftarrow(S+2)
\end{aligned}
$$

Function : Stack manipulation

Operation data length: 16 bits

Operation : DPRn $\leftarrow$ Stack ( $\mathrm{n}=0$ to 3 . The contents of the stack can be restored to multiple DPRs.) When DPR0 to DPR3 are specified


Description : Restores the contents of the stack to the specified DPRn (DPR0 to DPR3) in 16-bit length.

- Only 1 instruction can restore the contents of the stack to multiple DPRs. If multiple DPRs are specified, the contents of the stack are restored to DPRs in order of DPR3, DPR2, DPR1, and DPR0.
- This instruction is unaffected by flag m.

Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| STK | PLD n | $77_{16, ? 016}$ | 2 | 11 |
|  | PLD $\left(\mathrm{n}_{1}, \ldots, \mathrm{n}_{\mathrm{i}}\right)$ | $77_{16}, ? 016$ | 2 | $3 \times \mathrm{i}+8$ |

Notes 1: Any value from 0 to 3 can be set to $n$.
2: The second line of the syntax format restores the contents of the stack to multiple DPRs by 1 instruction.
3: Inside of the parentheses ( $\mathrm{n} 1, \ldots$, ni) specifies 0 to 3 (numbers representing DPRn).
4: i : indicates the number of the DPRn specified (1 to 4)
5: ? : the bit corresponding to the specified DPRn becomes "1."
The diagram below shows the relationship between bits and DPRn.
b7

| DPR3 | DPR2 | DPR1 | DPR0 | 0 | 0 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| b0 |  |  |  |  |  |  |

## Description example:

$$
\begin{array}{lll}
\text { PLD } & 1 & ; \text { DPR1 } \leftarrow(S+1, S+2) \\
\text { PLD } & (0,3) & ; \text { DPR3 } \leftarrow(S+1, S+2) \\
& & ; \text { DPR } \leftarrow \leftarrow(S+3, S+4)
\end{array}
$$

Function : Stack manipulation

Operation data length: 16 bits

Operation : PS $\leftarrow$ Stack

Description : Restores the contents of the stack in 16-bit length to PS.

- This instruction is unaffected by flag m.

Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IPL | N | V | m | x | D | I | Z | C |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| STK | PLP | B 516 | 1 | 5 |

Description example:
PLP

$$
\begin{aligned}
& ; P S L \leftarrow(S+1) \\
& ; P S_{H} \leftarrow(S+2)
\end{aligned}
$$

Function : Stack manipulation

Operation data length: 8 bits

Operation : DT $\leftarrow$ Stack


Description : Restores the contents of the stack in 8-bit length to DT.

## Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | - | - | - | - | - | Z | - |

N : Set to " 1 " when MSB of the operation result is "1." Otherwise, cleared to " 0 ."
$Z$ : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :---: | :---: | :---: | :---: | :---: |
| STK | PLT | 3116,5016 | 2 | 6 |

Description example:

$$
\text { PLT } \quad ; \text { DT } \leftarrow(S+1)
$$

Function : Stack manipulation

Operation data length: 16 bits or 8 bits

Operation $: \quad X \leftarrow$ Stack When $\mathrm{x}=$ " 0 "


When $x=" 1 "$
XL


* In this case, the contents of $X_{H}$ do not change.

Description : Restores the contents of the stack to X .

## Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | - | - | - | - | - | Z | - |

N : Set to "1" when MSB of the operation result is "1." Otherwise, cleared to " 0 ."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| STK | PLX | D516 | 1 | 4 |

## Description example:

| CLP | $x$ |
| :--- | :--- |
| PLX |  |
| SEP | $x$ |
| PLX |  |

$$
\begin{aligned}
& ; X_{L} \leftarrow(S+1), X_{H} \leftarrow(S+2) \\
& ; X_{L} \leftarrow(S+1)
\end{aligned}
$$

Function : Stack manipulation

Operation data length: 16 bits or 8 bits

Operation $: \quad \mathrm{Y} \leftarrow$ Stack
When $\mathrm{x}=$ " 0 "


When $x=" 1 "$


* In this case, the contents of $Y_{H}$ do not change.

Description : Restores the contents of the stack to Y .

Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | - | - | - | - | - | Z | - |

N : Set to "1" when MSB of the operation result is "1." Otherwise, cleared to " 0. ."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| STK | PLY | F 516 | 1 | 4 |

Description example:

| CLP | $x$ |
| :--- | :--- |
| PLY |  |
| SEP | $x$ |
| PLY |  |

$$
\begin{aligned}
& ; Y\left\llcorner\leftarrow(S+1), Y_{H} \leftarrow(S+2)\right. \\
& ; Y\llcorner\leftarrow(S+1)
\end{aligned}
$$

## Function : Stack manipulation

Operation data length: 16 bits or 8 bits

Operation : Stack $\leftarrow$ Specified registers among A, B, X, Y, DPR0, DT, PG, PS (Multiple registers can be specified.)
$M(S$ to $S-i+1) \leftarrow A, B, X, Y$, DPRO, DT, PG, PS
$S \leftarrow S-i$
i : Number of bytes corresponding to the registers pushed onto the stack.

Description : Pushes the contents of the specified registers onto the stack. Specified registers to be pushed are indicated with the bit pattarn of the 8-bit immediate value. The contents of the registers corresponding to the bits set to "1" are pushed onto the stack.
b7

| PS | PG | DT | DPR0 | Y | X | B | A |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

$\longleftarrow$. Direction to push onto the stack

- When $m=$ " 0 ": A and (or) B are (is) pushed in 16-bit length.

When $m=" 1 ": A_{L}$ and (or) BL are (is) pushed in 8 -bit length.

- When $x=$ " 0 " : $X$ and (or) $Y$ are (is) pushed in 16-bit length. When $x=" 1 ": X_{\llcorner }$and (or) $Y_{\llcorner }$are (is) pushed in 8-bit length.
- This instruction is unaffected by the flags $m$ and $x$ when the contents of PS, PG, DT, and DPR0 are pushed onto the stack.

Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| STK | PSH \#imm | A816, imm | 2 | $2 \mathrm{X}_{11+}+\mathrm{i}_{2}+11$ |

Notes i1 : Number of registers to be pushed is indicated among A, B, X, Y, DPRO and PS.
$\mathrm{i}_{2}$ : Number of registers to be pushed DT and PG.

## Description example:

PSH \#IMM8 ; (S) $\leftarrow$ Contents of specified register


## Function : Stack manipulation

Operation data length: 16 bits or 8 bits

Operation : Specified registers among A, B, X, Y, DPR0, DT, PS (Multiple registers can be specified.) $\leftarrow$ Stack $A, B, X, Y, D P R 0, D T, P S \leftarrow M(S+1$ to $S+i)$ $S \leftarrow S+i$
i : Number of bytes corresponding to the registers restored from the stack.

## Description

: Restores the stack contents to the specified registers. Specified registers to be restored are indicated with the bit pattarn of the 8 -bit immediate value. The stack contents are restored to the registers corresponding to the bits that are set to "1."
b7

| PS |  | DT | DPR0 | Y | X | B | A |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Direction to restore from the stack

- When $m$ of restored $P S=$ " 0 " : Restored to $A$ and (or) B in 16-bit length.

When $m$ of restored $P S=" 1 "$ : Restored to $A_{L}$ and (or) $B_{L}$ in 8 -bit length.
In this case, the contents of $A_{н}$ and $\mathrm{B}_{н}$ do not change.

- When $x$ of restored $P S=$ " 0 " : Restored to $X$ and (or) $Y$ in 16-bit length.

When $x$ of restored $P S=" 1 "$ : Restored to $X_{L}$ and (or) $Y_{L}$ in 8 -bit length.
In this case, the contents of $X_{H}$ and $Y_{H}$ do not change.

Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IPL | N | V | m | x | D | I | Z | C |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| STK | PUL \#imm | $6716, \mathrm{imm}$ | 2 | $3 \times \mathrm{i}+13$ |

Note i: Number of registers to be restored.

Description example:
PUL \#IMM8 ; Contents of specified register $\leftarrow(S+1)$


* IMM8 is a 1-byte immediate value, and the inside of ( ) indicates the bit position.

Function : Rotation to the left

Operation data length: 16 bits or 8 bits

## Operation



When $\mathrm{m}=$ " 0 "


When $m=" 1 "$

n-bit rotation to the left

* $\mathrm{n}=0$ to 255
* In this case, the contents of $\mathrm{A}_{\boldsymbol{\mu}}$ do not change.

Description : Rotates the contents of $A$ to the left by $n$ bits.

## Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMM | RLA \#imm | $3116,0716, \mathrm{imm}$ | 3 | $\mathrm{n}+5$ |

Notes 1: n : Indicates the number of rotation specified by imm.
2: When flag $\mathrm{m}=$ " 0 ," the byte number increases by 1 .

## Description example:

CLM


RLA \#IMM8 ; $A L \leftarrow A L$ is rotated to the left according to the times specified by IMM8.

## Function : Multiplied accumulation repeated

Operation data length: 16 bits or 8 bits

Operation $\quad: \quad(B, A) \leftarrow(B, A)+M(D T: X) \times M(D T: Y) \quad$ (repeated 0 to 255 times.)
Description : Performs signed multiplication between the contents of addresses specified by the contents of $X$ and $Y$ in the bank indicated by DT. Then, the multiplication result is added to the contents of $B$ and $A$ respectively, and these addition results are stored in $B$ and $A$; and the contents of $X$ and $Y$ each are incremented. This operation is repeated as many times ( 0 to 255 times) as specified by the 8 -bit immediate value in the third byte of this instruction.

- When $m=$ " 0 ": Operates in 16-bit length, and the result becomes the 32 -bit value.
$E \leftarrow E+M 16$ (DT:X) $\times$ M16 (DT:Y)
After the addition, the contents of $X$ and $Y$ each are incremented by 2.
- When $m=" 1 ":$ Operates in 8 -bit length, and the result becomes the 16-bit value.
$\left(B_{L}, A_{L}\right) \leftarrow\left(B_{L}, A_{L}\right)+M 8(D T: X) \times M 8(D T: Y)$
In this case, the contents of $\mathrm{A}_{н}$ and $\mathrm{B}_{н}$ do not change.
After the addition, the contents of $X$ and $Y$ each are incremented by 1.
- Contents of $X$ and $Y$ after operation: The addresses next to those of the multiplicand and multiplier which were read out last, respectively.
- If an overflow occurs as an addition result, the flag V is set to " 1 " and the operation finishes halfway. In this time, the contents of $A$ and $B$ become undefined. The contents of $X$ and $Y$ become the addresses next to those of the multiplicand and multiplier which were read out last, respectively.
- The instruction is terminated without performing any operation if a " 0 " is specified for the repeat count. In this case, the contents of $A, B, X$, and $Y$ do not change.


## Status flags

$N$ : This flag is checked for each addition performed. If MSB (MSB of B) of the addition result becomes "1," this flag becomes "1." Otherwise, cleared to "0."
V : This flag is checked for each addition performed. If the addition result is a value outside the range of -2147483648 to +2147483647 (or -32768 to +32767 when flag $m=" 1$ "), this flag is set to " 1 ." Otherwise, cleared to " 0 ." If flag $\mathrm{V}=$ " 0 " when the instruction is terminated, it means that the operation has terminated normally; if flag $\mathrm{V}=$ " 1 ," it means that an overflow occured.

Z : This flag is checked for each addition performed. Set to "1," when the addition result becomes " 0. ." Otherwise, cleared to " 0. ."
C : This flag is checked for each addition performed. Set to " 1 " when the addition result (regarded as an unsigned data) exceeds +4294967295 (or +65536 when flag $m=" 1 "$ ). Otherwise, cleared to "0."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :---: | :---: | :---: | :---: | :---: |
| Multiplied accumulation | RMPA \#imm | $3116,5 A_{16,} \mathrm{imm}$ | 3 | $14 \times$ Ximm +5 |

Notes 1: imm ; indicates the number of repeated operation.
2: The cycle number in this table applies when flag $m=$ " 1 ." When flag $m=$ " 0 ," the cycle number becomes $18 \times \mathrm{imm}+5$.

## Description example:

RMPA \#IMM8 ; repeates the operation IMM8 times.

Function : Rotation to the left

Operation data length: 16 bits or 8 bits

## Operation

When $\mathrm{m}=$ " 0 "


When $\mathrm{m}=$ " 1 "


* In this case, the contents of Ассн do not change.

Description : Flag C is linked to Acc or a memory, and the combined contents are rotated to the left by 1 bit.

## Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | - | - | - | - | - | Z | C |

N : Set to " 1 " when MSB of the operation result is " 1 ." Otherwise, cleared to " 0. ."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."
C : Set to " 1 " when MSB of the data before rotation is " 1. ." Otherwise, cleared to " 0. ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| A | ROL A | $13_{16}$ | 1 | 1 |
| A | ROL B | 8116,1316 | 2 | 2 |
| DIR | ROL A, dd | $2116,1 \mathrm{~A}_{16}, \mathrm{dd}$ | 3 | 7 |
| DIR, X | ROL A, dd, X | $2116,1 \mathrm{~B}_{16}, \mathrm{dd}$ | 3 | 8 |
| ABS | ROL A, mmII | $2116,1 \mathrm{E}_{16}, \mathrm{II}, \mathrm{mm}$ | 4 | 7 |
| ABS, X | ROL A, mmII, X | $2116,1 \mathrm{~F}_{16, \mathrm{II}, \mathrm{mm}}$ | 4 | 8 |

## Description example:

CLM
ROL
ROL
SEM
ROL B ; BL is rotated to the left by 1 bit.
ROL MEM16 ; MEM8 is rotated to the left by 1 bit.

Function : Rotation to the left

Operation data length: 16 bits or 8 bits

## Operation

When $m=" 1 "$


* In this case, the contents of $A_{н}$ do not change.

Description : Flag $C$ is linked to $A$, and the combined contents are rotated to the left by n bits.

- B cannot be used in this instruction.

Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | - | - | - | - | - | Z | C |

$N$ : Set to " 1 " when MSB of the operation result is " 1 ." Otherwise, cleared to " 0 ."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."
$C$ : Set to " 1 " if MSB $=$ " 1 " when the contents are rotated by $(n-1)$ bits. Otherwise, cleared to "0."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :---: | :---: | :---: | :--- |
| A | ROL A, \#imm | $\mathrm{C} 1{ }_{16}$, imm +6016 | 2 | $\mathrm{imm}+6$ |

Note: Any value from 0 to 15 (times of rotation) can be set to imm.

Description example:
CLM
ROL A, \#15 ; A $\leftarrow$ A combined with $C$ is rotated to the left by 15 bits.
SEM
ROL
A, \#7
; $A L \leftarrow A L$ combined with $C$ is rotated to the left by 7 bits.

Function : Rotation to the left

Operation data length: 32 bits

## Operation

 ( n : times of rotation. $\mathrm{n}=0$ to 31 )

Description : Flag C is linked to E, and the combined contents are rotated to the left by n bits in 32 -bit length.

- This instruction is unaffected by flag m.

Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | - | - | - | - | - | Z | C |

N : Set to " 1 " when MSB of the operation result is "1." Otherwise, cleared to "0."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."
C : Set to " 1 " if MSB = " 1 " when the contents are rotated by ( $n-1$ ) bits. Otherwise, cleared to " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :---: | :---: | :---: | :---: | :--- |
| A | ROLD E, \#imm | D116, imm +6016 | 2 | imm +8 |

Note: Any value from 0 to 31 (times of rotation) can be set to imm.

Description example:
ROLD
E, \#16
; $E \leftarrow E$ combined with $C$ is rotated to the left by 16 bits.

Function : Rotation to the right

Operation data length: 16 bits or 8 bits

## Operation



When $\mathrm{m}=$ " 0 "


When $\mathrm{m}=$ " 1 "


* In this case, the contents of Ассн do not change.

Description : Flag C is linked to Acc or a memory, and the combined contents are rotated to the right by 1 bit.

## Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | - | - | - | - | - | Z | C |

N : Set to " 1 " when MSB of the operation result is " 1 ." Otherwise, cleared to " 0. ."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."
C : Set to " 1 " when LSB of the data before rotation is " 1. ." Otherwise, cleared to " 0. ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| A | ROR A | $53_{16}$ | 1 | 1 |
| A | ROR B | $81_{16,5316}$ | 2 | 2 |
| DIR | ROR A, dd | $21_{16}, 3 A_{16, ~ d d ~}^{2}$ | 3 | 7 |
| DIR, X | ROR A, dd, X | $2116,3 \mathrm{~B}_{16}, \mathrm{dd}$ | 3 | 8 |
| ABS | ROR A, mmII | $2116,3 \mathrm{E}_{16}, \mathrm{II}, \mathrm{mm}$ | 4 | 7 |
| ABS, X | ROR A, mmII, X | $2116,3 \mathrm{~F}_{16, \mathrm{II}, \mathrm{mm}}$ | 4 | 8 |

## Description example:

CLM
ROR
ROR
SEM
ROR
ROR

A
MEM16

B
MEM8
; A is rotated to the right by 1 bit.
; MEM16 is rotated to the right by 1 bit.
; $B L$ is rotated to the right by 1 bit.
; MEM8 is rotated to the right by 1 bit.

Function : Rotation to the right

Operation data length: 16 bits or 8 bits

## Operation



When $\mathrm{m}=$ " 0 "


When $\mathrm{m}=$ " 1 "


* In this case, the contents of $\mathrm{A}_{\boldsymbol{H}}$ do not change.

Description : Flag C is linked to A , and the combined contents are rotated to the right by n bits.

- B cannot be used in this instruction.

Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | - | - | - | - | - | Z | C |

N : Set to " 1 " when MSB of the operation result is "1." Otherwise, cleared to " 0. ."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."
C : Set to " 1 " if $L S B=$ " 1 " when the contents are rotated by $(\mathrm{n}-1)$ bits. Otherwise, cleared to " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :---: | :---: | :---: | :--- |
| A | ROR A, \#imm | $\mathrm{C} 1{ }_{16}$, imm +2016 | 2 | $\mathrm{imm}+6$ |

Note: Any value from 0 to 15 (times of rotation) can be set to imm.

## Description example:

CLM
ROR
A, \#15
SEM
ROR
A, \#7
; $\mathrm{A} \leftarrow \mathrm{A}$ combined with C is rotated to the right by 15 bits.
; $A L \leftarrow A L$ combined with $C$ is rotated to the right by 7 bits.

Function : Rotation to the right

Operation data length: 32 bits

## Operation


( n : times of rotation. $\mathrm{n}=0$ to 31)

Description : Flag C is linked to $E$, and the combined contents are rotated to the right by $n$ bits in 32-bits length.

- This instruction is unaffected by flag m.

Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | - | - | - | - | - | Z | C |

N : Set to "1" when MSB of the operation result is "1." Otherwise, cleared to "0."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."
C : Set to "1" if LSB = "1" when the contents are rotated by ( $n-1$ ) bits. Otherwise, cleared to " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :---: | :---: | :---: | :---: | :--- |
| A | RORD E, \#imm | D1 16, imm +2016 | 2 | imm +8 |

Note: Any value from 0 to 31 (times of rotation) can be set to imm.

Description example:

$$
\text { RORD } \quad \mathrm{E}, \# 16 \quad ; E \leftarrow E \text { combined with } C \text { is rotated to the right by } 16 \text { bits. }
$$

Function : Return

Operation data length: -

Operation : PG, PC, PS $\leftarrow$ Stack


Description : Restores the stack contents to the registers in order of PS, PC, and PG.
Use this instruction when returning from the interrupt routine.

Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IPL | N | V | m | x | D | I | Z | C |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMP | RTI | F 116 | 1 | 12 |

Description example:
RTI

$$
\begin{aligned}
& ; P S \leftarrow(S+2, S+1) \\
& ; P C \leftarrow(S+4, S+3) \\
& ; P G \leftarrow(S+5)
\end{aligned}
$$

## Function : Return

Operation data length: -

Operation
: $\quad \mathrm{PG}, \mathrm{PC} \leftarrow$ Stack


Description : Restores the stack contents to the registers in order of PC and PG.

- Use this instruction when returning from the subroutine called by JSRL.

Status flags : $\quad$| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMP | RTL | 9416 | 1 | 10 |

Description example:
RTL

$$
\begin{aligned}
& ; \mathrm{PC} \leftarrow(S+2, S+1) \\
& ; \mathrm{PG} \leftarrow(S+3)
\end{aligned}
$$

Function : Load \& Return

Operation data length: 16 bits

Operation : DPRn $\leftarrow$ Stack ( $\mathrm{n}=0$ to 3 . Multiple DPRs can be specified.)
$\mathrm{PG}, \mathrm{PC} \leftarrow$ Stack
When DPR0 to DPR3 are specified


Description : After restoring the contents of the specified DPRn (DPR0 to DPR3) from the stack in length of 16 bits, this instruction executes the RTL instruction (to restore the stack contents in order of PC and PG).

- Multiple DPRs can be specified for restoration from the stack. When multiple DPRs are specified, the stack contents are restored to DPRs in order of DPR3, DPR2, DPR1, and DPRO.


## Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| STK | RTLD n | $77_{16, ~ ? C_{16}}$ | 2 | 15 |
|  | RTLD $\left(n_{1}, \ldots, n_{i}\right)$ | $7716, ? \mathrm{C}_{16}$ | 2 | $3 \times \mathrm{i}+12$ |

Notes 1: Any value from 0 can be set to 3 to $n$.
2: The second line of the syntax format specifies multiple DPRs by 1 instruction.
3: Inside of the parentheses ( $\mathrm{n} 1, \ldots$, ni) specifies any of 0 to 3 (numbers representing DPRn).
4: i : indicates the number of DPRn (1 to 4)
5: ? : the bit corresponding to the specified DPRn becomes "1."
The diagram below shows the relationship between bits and DPRn.

| b7 |
| :--- |
| DPR3 DPR2 DPR1 DPR00 1 1 0 |

Description example:
RTLD
1
; DPR1 $\leftarrow(S+1)$
RTLD
$(0,3)$
; RTL
; DPR3 $\leftarrow(S+1)$
; DPRO $\leftarrow(\mathrm{S}+3)$
; RTL

Function : Return

Operation data length: -

Operation : $\mathrm{PC} \leftarrow$ Stack


Description : Restores the stack contents to PC.

- Use this instruction when returning from the subroutine called by JSR or BSR.
- If this instruction is located at a bank's highest address (XXFFFF ${ }_{16}$ ), the contents of PG are incremented by 1.


## Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMP | RTS | 8416 | 1 | 7 |

Description example:
RTS

$$
; P C \leftarrow(S+2, S+1)
$$

Function : Load \& Return

Operation data length: 16 bits

Operation : DPRn $\leftarrow$ Stack ( $\mathrm{n}=0$ to 3 . Multiple registers can be specified.)
$\mathrm{PC} \leftarrow$ Stack
When DPR0 to DPR3 are specified


Description
: After restoring the contents of the specified DPRn (DPR0 to DPR3) from the stack in length of 16 bits, this instruction executes the RTS instruction (to restore the stack contents to PC).

- Multiple DPRs can be specified for return from the stack. When multiple DPRs are specified, the stack contents are restored to DPRs respectively, in order of DPR3, DPR2, DPR1, and DPRO.

Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| STK | RTSD n | $77_{16}, ? 816$ | 2 | 14 |
|  | RTSD $\left(\mathrm{n}_{1}, \ldots, \mathrm{n}_{\mathrm{i}}\right)$ | $77_{16}, ? 816$ | 2 | $3 \times \mathrm{i}+11$ |

Notes 1: Any value from 0 to 3 can be set to $n$.
2: The second line of the syntax format specifies multiple DPRs by 1 instruction.
3: Inside of the parentheses ( $\mathrm{n} 1, \ldots$, ni) specifies any of 0 to 3 (numbers representing DPRn).
4: i : indicates the number of DPRn (1 to 4)
5: ? : the bit corresponding to the specified DPRn becomes "1."
The diagram below shows the relationship between bits and DPRn.

| b7 |
| :--- |
| $\left.\begin{array}{\|l\|l\|l\|l\|l\|l\|c\|}\hline \text { DPR3 } & \text { DPR2 } & \text { DPR1 } & \text { DPR0 } & 1 & 0 & 0 \\ \hline\end{array}\right) 0$ |

Description example:

| RTSD | 1 |  |
| :--- | :--- | :--- |
|  |  | $;$ DPR1 $\leftarrow(S+1)$ |
| RTSD | RTS |  |
|  | $(0,3)$ | $;$ DPR3 $\leftarrow(S+1)$ |
|  |  | DPR0 $\leftarrow(S+3)$ |
|  |  | RTS |

Function : Subtract with carry

Operation data length: 16 bits or 8 bits

Operation $\quad: \quad \mathrm{Acc} \leftarrow \mathrm{Acc}-\mathrm{M}-\overline{\mathrm{C}}$
When $\mathrm{m}=$ " 0 "


When $\mathrm{m}=$ " 1 "


* In this case, the contents of Ассн do not change.

Description : Subtracts the contents of a memory and the complement of flag $C$ from the contents of Acc, and stores the result in Acc.

- The decimal operation is performed when flag $D=" 1$."


## Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | V | - | - | - | - | Z | C |

N : Set to "1" when MSB of the operation result is "1." Otherwise, cleared to "0."
V : Set to " 1 " when the result of the operation (regarded as a signed operation) is a value outside the range of -32768 to $+32767(-128$ to +127 when flag $m$ is " 1 "). Otherwise, cleared to " 0 ." Meaningless when flag $\mathrm{D}=$ "1."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to "0." Meaningless when flag D = "1."
C : Cleared to "0" when the borrow occurs. Otherwise, set to "1."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :---: | :---: | :---: | :---: | :---: |
| IMM | SBC A, \#imm | 3116, A 716 , imm ( $\mathrm{B} 1_{16,} \mathrm{~A} 716, \mathrm{imm}$ ) | 3 | 3 (3) |
| DIR | SBC A, dd | $2116, A_{16}$, dd (A1 $\left.{ }_{16}, \mathrm{AA}_{16}, \mathrm{dd}\right)$ | 3 | 5 (7) |
| DIR, X | SBC A, dd, X | $21_{16,} A B_{16}$, dd ( $\left.\mathrm{A}_{1}{ }_{16}, \mathrm{AB} 16, \mathrm{dd}\right)$ | 3 | 6 (8) |
| (DIR) | SBC A, (dd) | 2116, A016, dd (A1 ${ }_{16}, \mathrm{~A} 016, \mathrm{dd}$ ) | 3 | 7 (9) |
| (DIR, X) | SBC A, (dd, X) | $2116, \mathrm{~A} 1{ }_{16}$, dd ( $\mathrm{A} 1{ }_{16}, \mathrm{~A} 1{ }_{16}, \mathrm{dd}$ ) | 3 | 8 (10) |
| (DIR), Y | SBC A, (dd), Y | 2116, A816, dd (A1 ${ }_{16}$, A816, dd) | 3 | 8 (10) |
| L(DIR) | SBC A, L(dd) | 2116, A $1_{16, ~ d d ~(A 1 ~}^{16, ~ A ~}{ }^{16}$, dd) | 3 | 9 (11) |
| L(DIR), Y | SBC A, L(dd), Y | 2116, A916, dd (A1 ${ }_{16,}$ A916, dd) | 3 | 10(12) |
| SR | SBC A, nn, S | $2116, \mathrm{~A} 316, \mathrm{nn}\left(\mathrm{A} 1_{16,} \mathrm{~A} 316, \mathrm{nn}\right)$ | 3 | 6 (8) |
| (SR), Y | SBC A, (nn, S), Y | $21_{16, ~ A 416, ~ n n ~(A 1 ~}^{16, ~ A 416, ~ n n) ~}$ | 3 | 9 (11) |
| ABS | SBC A, mmll | 2116, $A E_{16}$, II, mm ( $\left.\mathrm{Al16}_{16}, \mathrm{AE} 16, \mathrm{II}, \mathrm{mm}\right)$ | 4 | 5 (7) |
| ABS, X | SBC A, mmll, X | $21_{16, ~ A F 16, ~ I I, ~ m m ~(A 116, ~ A F 16, ~ I I, ~ m m) ~}^{\text {m }}$ ) | 4 | 6 (8) |
| ABS, Y | SBC A, mmll, Y | $21{ }_{16}, \mathrm{~A} 616, \mathrm{II}, \mathrm{mm}$ (A116, A616, II, mm) | 4 | 6 (8) |
| ABL | SBC A, hhmmll | $21_{16}, \mathrm{AC}_{16}, \mathrm{II}, \mathrm{mm}$, hh ( $\left.\mathrm{Al}_{16}, \mathrm{AC}_{16}, \mathrm{II}, \mathrm{mm}, \mathrm{hh}\right)$ | 5 | 6 (8) |
| ABL, X | SBC A, hhmmll, X | $21_{16, ~ A D 16, ~ I I, ~ m m, ~ h h ~(A 1 ~}^{16, ~ A D ~}{ }_{16}$, II, mm, hh) | 5 | 7 (9) |

Notes 1: This table applies when using accumulator A. When using accumulator B, replace "A" with "B" in the syntax. In this case, the machine code and the number of cycles enclosed in parentheses are applied.
2: In the immediate addressing mode, the byte number increases by 1 when flag $\mathrm{m}=$ " 0 ."

## Description example:

| CLM |  |  |
| :--- | :--- | :--- |
| SBC.W | A, \#IMM16 | $; A \leftarrow A-I M M 16-\bar{C}$ |
| SBC | B, MEM16 | $; B \leftarrow B-$ MEM16 - $\bar{C}$ |
| SEB |  | $; A L \leftarrow A L-I M M 8-\bar{C}$ |
| SBC.B | A, \#IMM8 | $; B L \leftarrow B L-M E M 8-\bar{C}$ |

Function : Subtract with carry

Operation data length: 8 bits

Operation $\quad: \quad A c c\llcorner\leftarrow A c c\llcorner-I M M 8-\bar{C}$


Description : Subtracts the immediate value and the complement of flag C from the contents of Accı in 8bit length, and stores the result in Acc.

- This instruction is unaffected by flag $m$.
- The contents of Ассн do not change.
- The decimal operation is performed when flag $D=" 1$."

Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | V | - | - | - | - | Z | C |

$N$ : Set to " 1 " when MSB of the operation result is " 1 ." Otherwise, cleared to " 0 ." Meaningless when flag D = "1."
V : Set to "1" when the result of the operation (regarded as a signed operation) is a value outside the range of -128 to +127 . Otherwise, cleared to " 0 ." Meaningless when flag $\mathrm{D}=$ " 1 ."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to "0." Meaningless when flag D = "1."
C : Cleared to "0" when the borrow occurs. Otherwise, set to "1."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMM | ABCB A, \#imm | $3116,1 \mathrm{~B}_{16}, \mathrm{imm}$ | 3 | 3 |
| IMM | ABCB B, \#imm | $\mathrm{B}_{116,1 \mathrm{~B} 16, \mathrm{imm}}$ | 3 | 3 |

Description example:
SBCB
A, \#IMM8
; $\mathrm{AL} \leftarrow A L-I M M 8-\bar{C}$
SBCB
B, \#IMM8
; $\mathrm{BL} \leftarrow \mathrm{BL}-\mathrm{IMM} 8-\overline{\mathrm{C}}$

Function : Subtract with carry

Operation data length: 32 bits

Operation $: \quad \mathrm{E} \leftarrow \mathrm{E}-\mathrm{M} 32-\bar{C}$


Description : Subtracts the contents of a memory and the complement of flag $C$ from the contents of $E$ in 32-bit length, and stores the result in $E$.

- This instruction is unaffected by flag m .
- This instruction cannot operate in decimal. Set flag $D=$ " 0 " when using this instruction.

Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | V | - | - | - | - | Z | C |

N : Set to "1" when MSB of the operation result is "1." Otherwise, cleared to "0."
V : Set to " 1 " when the result of the operation (regarded as a signed operation) is a value outside the range of -2147483648 to +2147483647 . Otherwise, cleared to " 0. ."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."
C : Cleared to "0" when the borrow occurs. Otherwise, set to " 1. .

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :---: | :---: | :---: | :---: | :---: |
| IMM | SBCD E, \#imm | $3116,1 \mathrm{D}_{16}$, immLL, immLн, imm ${ }^{\text {imL, immнн }}$ | 6 | 4 |
| DIR | SBCD E, dd | $2116, \mathrm{BA}_{16}$, dd | 3 | 7 |
| DIR, X | SBCD E, dd, X | 2116, BB16, dd | 3 | 8 |
| (DIR) | SBCD E, (dd) | 2116, B016, dd | 3 | 9 |
| (DIR, X) | SBCD E, (dd, X) | 2116, B116, dd | 3 | 10 |
| (DIR), Y | SBCD E, (dd), Y | 2116, B816, dd | 3 | 10 |
| L(DIR) | SBCD E, L(dd) | 2116, B216, dd | 3 | 11 |
| L(DIR), Y | SBCD E, L(dd), Y | 2116, B916, dd | 3 | 12 |
| SR | SBCD E, nn, S | 2116, B316, nn | 3 | 8 |
| (SR), Y | SBCD E, (nn, S), Y | 2116, B416, nn | 3 | 11 |
| ABS | SBCD E, mmll | 2116, $\mathrm{BE}_{16}$, II, mm | 4 | 7 |
| ABS, X | SBCD E, mmll, X | 2116, $\mathrm{BF}_{16}$, II, mm | 4 | 8 |
| ABS, Y | SBCD E, mmll, Y | 2116, B616, II, mm | 4 | 8 |
| ABL | SBCD E, hhmmll |  | 5 | 8 |
| ABL, X | SBCD E, hhmmll, X | $2116, B D_{16, ~ I I, ~ m m, ~ h h ~}^{\text {a }}$ | 5 | 9 |

Description example:
SBCD
E, \#IMM32
; $\mathrm{E} \leftarrow \mathrm{E}-\mathrm{IMM} 32-\overline{\mathrm{C}}(\mathrm{B}, \mathrm{A} \leftarrow \mathrm{B}, \mathrm{A}-\mathrm{IMM} 32-\overline{\mathrm{C}})$
SBCD
E, MEM32

$$
; \mathrm{E} \leftarrow \mathrm{E}-\mathrm{MEM} 32-\overline{\mathrm{C}}(\mathrm{~B}, \mathrm{~A} \leftarrow \mathrm{~B}, \mathrm{~A}-\mathrm{MEM} 32-\overline{\mathrm{C}})
$$

Function : Flag manipulation

Operation data length:

Operation $\quad: \quad C \leftarrow 1$

Description : Sets flag C to "1."

Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | 1 |

C : Set to "1."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMP | SEC | $04_{16}$ | 1 | 1 |

Description example:
SEC

$$
; C \leftarrow 1
$$

Function : Flag manipulation

Operation data length:

Operation $\quad: \quad \mathrm{I} \leftarrow 1$

Description : Sets flag I to "1."

Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | 1 | - | - |

I : Set to "1."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMP | SEI | 0516 | 1 | 4 |

Description example:
SEI
$; I \leftarrow 1$

Function : Flag manipulation

Operation data length:

Operation $\quad: \quad \mathrm{m} \leftarrow 1$

Description : Sets flag $m$ to "1."

Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | 1 | - | - | - | - | - |

m : Set to "1."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMP | SEM | 2516 | 1 | 3 |

Description example:
SEM
$; \mathrm{m} \leftarrow 1$

Function : Flag manipulation

Operation data length: -

Operation $\quad: \quad \mathrm{PS}$ L (bit n$) \leftarrow 1$ ( $\mathrm{n}=0$ to 7 . Multiple bits can be specified.)

Description : Sets the specified flags (multiple flags can be specified) of PSL to "1." The flag positions to be specified are indicated by a bit pattern of the immediate value, in which the bits set to "1" are the subject bits to be specified.

- This instruction is unaffected by flag m.

PS
b7b6 b5 b4 b3 b2 b1 b0

| $N$ | $V$ | $m$ | $x$ | $D$ | $I$ | $Z$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |$|$

Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | V | m | x | D | I | Z | C |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMM | SEP \#imm | $9916, \mathrm{imm}$ | 2 | 3 |

Description example:
SEP
\#IMM8
; The specified bits of PSL $\leftarrow 1$

## Function : Store

Operation data length: 16 bits or 8 bits

Operation $\quad: \quad \mathrm{M} \leftarrow \mathrm{Acc}$
When $m=$ "0"


When $\mathrm{m}=$ " 1 "


Description : Stores the contents of Acc into a memory. The contents of Acc do not change.

## Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :---: | :---: | :---: | :---: | :---: |
| DIR | STA A, dd | DA ${ }_{16}$, dd (81 ${ }_{\text {16, }} \mathrm{DA}_{16}$, dd) | 2 (3) | 4 (5) |
| DIR, X | STA A, dd, X | $\mathrm{DB}_{16}$, dd (81 $16, \mathrm{DB}_{16}$, dd) | 2 (3) | 5 (6) |
| (DIR) | STA A, (dd) | 1116, D016, dd (9116, D016, dd) | 3 (3) | 7 (7) |
| (DIR, X) | STA A, (dd, X) | 1116, D1 $16, \mathrm{dd}$ (9116, D1 $16, \mathrm{dd}$ ) | 3 (3) | 8 (8) |
| (DIR), Y | STA A, (dd), Y | D816, dd (81 ${ }^{16, ~ D 816, ~ d d) ~}$ | 2 (3) | 7 (8) |
| L(DIR) | STA A, L(dd) | 1116, D216, dd (9116, D216, dd) | 3 (3) | 9 (9) |
| L(DIR), Y | STA A, L(dd), Y | D916, dd (81 16, D916, dd) | 2 (3) | 9 (10) |
| SR | STA A, nn, S | 1116, D316, nn (9116, D316, nn) | 3 (3) | 6 (6) |
| (SR), Y | STA A, (nn, S), Y | 1116, D416, nn (9116, D416, nn) | 3 (3) | 9 (9) |
| ABS | STA A, mmll | DE ${ }_{16}$, II, mm (8116, DE ${ }_{16}$, II, mm) | 3 (4) | 4 (5) |
| ABS, $X$ | STA A, mmll, X | $\mathrm{DF}_{16}$, II, mm (8116, DF ${ }_{16}$, II, mm) | 3 (4) | 5 (6) |
| ABS, Y | STA A, mmll, Y | 1116, D616, II, mm (9116, D616, II, mm) | 4 (4) | 6 (6) |
| ABL | STA A, hhmmll | $\mathrm{DC}_{16}, \mathrm{II}, \mathrm{mm}$, hh (81 ${ }_{16}, \mathrm{DC}_{16}, \mathrm{II}, \mathrm{mm}$, hh) | 4 (5) | 5 (6) |
| ABL, X | STA A, hhmmll, X | DD ${ }_{16}$, II, mm, hh (81 $16, \mathrm{DD} 16, \mathrm{II}, \mathrm{mm}$, hh) | 4 (5) | 6 (7) |

Note : This table applies when using accumulator A . When using accumulator B, replace "A" with "B" in the syntax. In this case, the machine code, the number of bytes, and the number of cycles enclosed in parentheses are applied.

## Description example:

CLM
STA A, MEM16 ; MEM16 $\leftarrow A$
SEM
STA B, MEM8 ; MEM8 $\leftarrow B L$

## Function : Store

Operation data length: 8 bits

Operation $\quad: \quad \mathrm{M} 8 \leftarrow \mathrm{Acc}\llcorner$


Description : Stores the contents of Acclinto a memory in 8-bit length.

- The contents of Acc (Ассн and Acc ) do not change.
- This instruction is unaffected by flag m.

Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :---: | :---: | :---: | :---: | :---: |
| DIR | STAB A, dd | $\mathrm{CA}_{16}$, dd (81 ${ }_{16}$, CA16, dd) | 2 (3) | 4 (5) |
| DIR, X | STAB A, dd, X | $\mathrm{CB}_{16}$, dd (8116, CB16, dd) | 2 (3) | 5 (6) |
| (DIR) | STAB A, (dd) | 1116, C016, dd (9116, C016, dd) | 3 (3) | 7 (7) |
| (DIR, X) | STAB A, (dd, X) | 1116, C1 $1_{6}$, dd (9116, C1 ${ }_{16}$, dd) | 3 (3) | 8 (8) |
| (DIR), Y | STAB A, (dd), Y | C816, dd (8116, C816, dd) | 2 (3) | 7 (8) |
| L(DIR) | STAB A, L(dd) | 1116, C216, dd (9116, C216, dd) | 3 (3) | 9 (9) |
| L(DIR), Y | STAB A, L(dd), Y | C916, dd (8116, C916, dd) | 2 (3) | 9 (10) |
| SR | STAB A, nn, S | 1116, C316, nn (9116, C316, nn) | 3 (3) | 6 (6) |
| (SR), Y | STAB A, (nn, S), Y | 1116, C416, nn (9116, C416, nn) | 3 (3) | 9 (9) |
| ABS | STAB A, mmll | CE16, II, mm (8116, CE ${ }_{16}$, II, mm) | 3 (4) | 4 (5) |
| ABS, $X$ | STAB A, mmil, $X$ | $\mathrm{CF}_{16}$, II, mm (8116, CF ${ }_{16}$, II, mm) | 3 (4) | 5 (6) |
| ABS, Y | STAB A, mmll, Y | 1116, C616, II, mm (9116, C616, II, mm) | 4 (4) | 6 (6) |
| ABL | STAB A, hhmmll | $\mathrm{CC}_{16}$, II, mm, hh (8116, CCi6, II, mm, hh) | 4 (5) | 5 (6) |
| ABL, X | STAB A, hhmmll, X | CD16, II, mm, hh (8116, CD16, II, mm, hh) | 4 (5) | 6 (7) |

Note : This table applies when using accumulator $A$. When using accumulator B, replace "A" with "B" in the syntax. In this case, the machine code, the number of bytes, and the number of cycles enclosed in parentheses are applied.

Description example:

$$
\text { STAB } \quad \text { A, MEM8 } \quad \text {; MEM8 } \leftarrow A L
$$

Function : Store

Operation data length: 32 bits

Operation : $\quad \mathrm{M} 32 \leftarrow E$


Description : Stores the contents of E into a memory in 32-bit length.

- The contents of E do not change.
- This instruction is unaffected by flag m .

Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :---: | :---: | :---: | :---: | :---: |
| DIR | STAD E, dd | EA ${ }_{16}$, dd | 2 | 6 |
| DIR, X | STAD E, dd, X | EB16, dd | 2 | 7 |
| (DIR) | STAD E, (dd) | 1116, E016, dd | 3 | 9 |
| (DIR, X) | STAD E, (dd, X) | 1116, E1 ${ }_{16}$, dd | 3 | 10 |
| (DIR), Y | STAD E, (dd), Y | E816, dd | 2 | 9 |
| L(DIR) | STAD E, L(dd) | 1116, E216, dd | 3 | 11 |
| L(DIR), Y | STAD E, L(dd), Y | E916, dd | 2 | 11 |
| SR | STAD E, nn, S | 1116, E316, nn | 3 | 8 |
| (SR), Y | STAD E, (nn, S), Y | 1116, E416, nn | 3 | 11 |
| ABS | STAD E, mmll | $\mathrm{EE}_{16}$, II, mm | 3 | 6 |
| ABS, X | STAD E, mmll, X | EF16, II, mm | 3 | 7 |
| ABS, Y | STAD E, mmll, Y | 1116, E616, II, mm | 4 | 8 |
| ABL | STAD E, hhmmll | EC ${ }_{16}$, II, mm, hh | 4 | 7 |
| ABL, X | STAD E, hhmmll, X | ED16, II, mm, hh | 4 | 8 |

Description example:
STAD
E, MEM32
; MEM32 $\leftarrow$ E $($ MEM32н $\leftarrow$ B, MEM32 $\leftarrow \leftarrow$ A)

Function : Special

Operation data length:

Operation : Stop the oscillation

Description : Resets the flip-flop for oscillator control and stops the oscillation of the oscillation circuit. To restart, generate an interrupt request or perform the hardware reset. The microcomputer will thereby be released from the STP state.

## Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMP | STP | $31_{16,3016}$ | 2 | - |

Description example:
STP

Function : Store

Operation data length: 16 bits or 8 bits

Operation $\quad: \quad \mathrm{M} \leftarrow \mathrm{X}$
When $x=$ " 0 "


When $x=" 1 "$


Description : Stores the contents of $X$ into a memory. The contents of $X$ do not change.

- This instruction is unaffected by flag $m$.


## Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| DIR | STX dd | E216, dd | 2 | 4 |
| DIR, Y | STX dd, Y | 4116, E516, dd | 3 | 6 |
| ABS | STX mmll | E716, II, mm | 3 | 4 |

Description example:

| CLP | X |  |
| :--- | :--- | :--- |
| STX | MEM16 | ; MEM16 $\leftarrow X$ |
| SEP | x |  |
| STX | MEM8 | MEM8 $\leftarrow X$ L |

Function : Store

Operation data length: 16 bits or 8 bits

Operation $\quad: \quad M \leftarrow Y$
When $\mathrm{x}=$ " 0 "


When $\mathrm{x}=$ " 1 "


Description : Stores the contents of $Y$ into a memory. The contents of $Y$ do not change.

- This instruction is unaffected by flag m .


## Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| DIR | STY dd | F216, dd | 2 | 4 |
| DIR, X | STY dd, X | 4116, FB16, dd | 3 | 6 |
| ABS | STY mmll | F716, II, mm | 3 | 4 |

Description example:

| CLP | x |  |
| :--- | :--- | :--- |
| STY | MEM16 | ; MEM16 $\leftarrow Y$ |
| SEP | x |  |
| STY | MEM8 | ; MEM8 $\leftarrow Y$ L |

Function : Subtract

Operation data length: 16 bits or 8 bits

Operation $\quad: \quad A c c \leftarrow A c c-M$
When $m=$ "0"


When $\mathrm{m}=$ " 1 "


* In this case, the contents of Ассн do not change.

Description : Subtracts the contents of a memory from the contents of Acc, and stores the result in Acc.

- This instruction cannot operate in decimal. Set flag $D=$ " 0 " when using this instruction.

Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | V | - | - | - | - | Z | C |

N : Set to "1" when MSB of the operation result is "1." Otherwise, cleared to "0."
V : Set to " 1 " when the result of the operation (regarded as a signed operation) is a value outside the range of -32768 to +32767 ( -128 to +127 when flag $m$ is " 1 "). Otherwise, cleared to " 0 ."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."
C : Cleared to "0" when the borrow occurs. Otherwise, set to "1."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :---: | :---: | :---: | :---: | :---: |
| IMM | SUB A, \#imm | 3616, imm (8116, 3616, imm) | 2 (3) | 1 (2) |
| DIR | SUB A, dd | $3 A_{16}$, dd (8116, $3 \mathrm{~A}_{16}$, dd) | 2 (3) | 3 (4) |
| DIR, X | SUB A, dd, X | $3 \mathrm{~B}_{16}$, dd (8116, 3B16, dd) | 2 (3) | 4 (5) |
| (DIR) | SUB A, (dd) | 1116, 3016, dd (9116, 3016, dd) | 3 (3) | 6 (6) |
| (DIR, X) | SUB A, (dd, X) | 1116, 3116, dd (9116, 3116, dd) | 3 (3) | 7 (7) |
| (DIR), Y | SUB A, (dd), Y | 1116, 3816, dd (9116, 3816, dd) | 3 (3) | 7 (7) |
| L(DIR) | SUB A, L(dd) | 1116, 3216, dd (9116, 3216, dd) | 3 (3) | 8 (8) |
| L(DIR), Y | SUB A, L(dd), Y | 1116, 3916, dd (9116, 3916, dd) | 3 (3) | 9 (9) |
| SR | SUB A, nn, S | 1116, 3316, nn (9116, 3316, nn) | 3 (3) | 5 (5) |
| (SR), Y | SUB A, (nn, S), Y | 1116, 3416, nn (9116, 3416, nn) | 3 (3) | 8 (8) |
| ABS | SUB A, mmll | $3 \mathrm{E}_{16}$, II, mm (8116, 3E ${ }_{16}$, II, mm) | 3 (4) | 3 (4) |
| ABS, $X$ | SUB A, mmll, X | $3 \mathrm{~F}_{16}$, II, mm (81 ${ }_{16}$, $3 \mathrm{~F}_{16}$, II, mm) | 3 (4) | 4 (5) |
| ABS, Y | SUB A, mmil, Y | 1116, 3616, II, mm (9116, 3616, II, mm) | 4 (4) | 5 (5) |
| ABL | SUB A, hhmmll | $1116,3 \mathrm{C}_{16}$, II, mm, hh (9116, 3C16, II, mm, hh) | 5 (5) | 5 (5) |
| ABL, X | SUB A, hhmmll, X | 1116, 3D16, II, mm, hh (9116, 3D16, II, mm, hh) | 5 (5) | 6 (6) |

Notes 1: This table applies when using accumulator $A$. When using accumulator B, replace "A" with "B" in the syntax. In this case, the machine code, the number of bytes, and the number of cycles enclosed in parentheses are applied.
2: In the immediate addressing mode, the byte number increases by 1 when flag $\mathrm{m}=$ " 0 ."

## Description example:

CLM
SUB.W
A, \#IMM16
$; A \leftarrow A-I M M 16$
$; B \leftarrow B-M E M 16$
$; A L \leftarrow A L-I M M 8$
$; B L \leftarrow B L-M E M 8$
B.

A, \#IMM8

Function : Subtract

Operation data length: 8 bits

Operation $\quad: \quad A c c\llcorner\leftarrow A c c\llcorner$ - IMM8


Description : Subtracts the immediate value from the contents of Accı in 8-bit length, and stores the result in Accl.

- This instruction is unaffected by flag $m$.
- The contents of Ассн do not change.
- This instruction cannot operate in decimal. Set flag $D=$ "0" when using this instruction.

Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | V | - | - | - | - | Z | C |

N : Set to "1" when MSB of the operation result is "1." Otherwise, cleared to "0."
V : Set to " 1 " when the result of the operation (regarded as a signed operation) is a value outside the range of -128 to +127 . Otherwise, cleared to " 0 ."
Z : Set to "1" when the operation result is "0." Otherwise, cleared to " 0 ."
C : Cleared to "0" when the borrow occurs. Otherwise, set to "1."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMM | SUBB A, \#imm | 3916, 1 imm | 2 | 1 |
| IMM | SUBB B, \#imm | $8116,3916, \mathrm{imm}$ | 3 | 2 |

Description example:
SUBB
A, \#IMM8
; $A L \leftarrow A L-I M M 8$
SUBB
B, \#IMM8
; $\mathrm{BL} \leftarrow \mathrm{BL}-\mathrm{IMM8}$

Function : Subtract

Operation data length: 32 bits

Operation $\quad: \quad E \leftarrow E-M 32$


Description : Subtracts the contents of a memory from the contents of $E$ in 32-bit length, and stores the result in E .

- This instruction is unaffected by flag m.
- This instruction cannot operate in decimal. Set flag $D=$ " 0 " when using this instruction.

Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | V | - | - | - | - | Z | C |

$N$ : Set to " 1 " when MSB of the operation result is "1." Otherwise, cleared to " 0. ."
V : Set to " 1 " when the result of the operation (regarded as a signed operation) is a value outside the range of -2147483648 to +2147483647 . Otherwise, cleared to " 0. ."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."
C : Cleared to " 0 " when the borrow occurs. Otherwise, set to " 1. ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :---: | :---: | :---: | :---: | :---: |
| IMM | SUBD E, \#imm | 3D16, immıL, immıн, immнц, ітmнн | 5 | 3 |
| DIR | SUBD E, dd | $\mathrm{AA}_{16}$, dd | 2 | 6 |
| DIR, X | SUBD E, dd, X | $\mathrm{AB}_{16}$, dd | 2 | 7 |
| (DIR) | SUBD E, (dd) | 1116, A016, dd | 3 | 9 |
| (DIR, X) | SUBD E, (dd, X) | 1116, A1 ${ }_{16}$, dd | 3 | 10 |
| (DIR), Y | SUBD E, (dd), Y | 1116, A816, dd | 3 | 10 |
| L(DIR) | SUBD E, L(dd) | 1116, A216, dd | 3 | 11 |
| L(DIR), Y | SUBD E, L(dd), Y | 1116, A916, dd | 3 | 12 |
| SR | SUBD E, nn, S | 1116, A316, nn | 3 | 8 |
| (SR), Y | SUBD E, (nn, S), Y | 1116, A416, nn | 3 | 11 |
| ABS | SUBD E, mmll | $\mathrm{AE}_{16}, \mathrm{II}, \mathrm{mm}$ | 3 | 6 |
| ABS, $X$ | SUBD E, mmill, X | $\mathrm{AF}_{16}, \mathrm{II}, \mathrm{mm}$ | 3 | 7 |
| ABS, Y | SUBD E, mmll, Y | 1116, A616, II, mm | 4 | 8 |
| ABL | SUBD E, hhmmll | 1116, AC16, II, mm, hh | 5 | 8 |
| ABL, X | SUBD E, hhmmll, X | 1116, AD16, II, mm, hh | 5 | 9 |

## Description example:

SUBD
E, \#IMM32
SUBD
E, MEM32

$$
\begin{aligned}
& \text {; } E \leftarrow E-I M M 32(B, A \leftarrow B, A-I M M 32) \\
& ; E \leftarrow E-M E M 32(B, A \leftarrow B, A-M E M 32)
\end{aligned}
$$

## Function : Subtract

Operation data length: 16 bits or 8 bits

Operation $\quad: \quad \mathrm{M} \leftarrow \mathrm{M}-\mathrm{I} M \mathrm{M}$
When $m=" 0 "$


When $\mathrm{m}=$ " 1 "


Description : Subtracts the immediate value from the contents of a memory, and stores the result in the memory.

- This instruction cannot operate in decimal. Set flag $D=$ "0" when using this instruction.


## Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | V | - | - | - | - | Z | C |

N : Set to " 1 " when MSB of the operation result is "1." Otherwise, cleared to "0."
V : Set to "1" when the result of the operation (regarded as a signed operation) is a value outside the range of -32768 to $+32767(-128$ to +127 when flag $m$ is " 1 "). Otherwise, cleared to " 0 ."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."
C : Cleared to "0" when the borrow occurs. Otherwise, set to " 1. ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| DIR | SUBM dd, \#imm | 5116, 1316, dd, imm | 4 | 7 |
| ABS | SUBM mmlI, \#imm | 5116, 1716, II, mm, imm | 5 | 7 |

Note : When flag $\mathrm{m}=$ " 0 ," the byte number increases by 1 .

Description example:

| CLM |  |  |
| :--- | :--- | :--- |
| SUBM.W | MEM16, \#IMM16 | ; MEM16 $\leftarrow$ MEM16 - IMM16 |
| SEM | MEM8, \#IMM8 | $;$ MEM8 $\leftarrow$ MEM8 - IMM8 |

Function : Subtract

Operation data length: 8 bits

Operation $\quad: \quad \mathrm{M} 8 \leftarrow \mathrm{M} 8-\mathrm{IMM} 8$


Description : Subtracts the immediate value from the contents of a memory in 8-bit length, and stores the result in the memory.

- This instruction is unaffected by flag m.
- This instruction cannot operate in decimal. Set flag $D=" 0$ " when using this instruction.


## Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | V | - | - | - | - | Z | C |

N : Set to " 1 " when MSB of the operation result is "1." Otherwise, cleared to " 0. ."
V : Set to " 1 " when the result of the operation (regarded as a signed operation) is a value outside the range of -128 to +127 . Otherwise, cleared to " 0 ."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."
C : Cleared to " 0 " when the borrow occurs. Otherwise, set to " 1. ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| DIR | SUBMB dd, \#imm | 5116, 1216, dd, imm | 4 | 7 |
| ABS | SUBMB mmII, \#imm | $5116,1616, \mathrm{II}, \mathrm{mm}, \mathrm{imm}$ | 5 | 7 |

Description example:
SUBMB MEM8, \#IMM8 ; MEM8 $\leftarrow$ MEM8 - IMM8

Function : Subtract

Operation data length: 32 bits

Operation $: \quad \mathrm{M} 32 \leftarrow \mathrm{M} 32-\mathrm{IMM} 32$


Description : Subtracts the immediate value from the contents of a memory in 32-bit length, and stores the result in the memory.

- This instruction is unaffected by flag m.
- This instruction cannot operate in decimal. Set flag $D=" 0$ " when using this instruction.

Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | V | - | - | - | - | Z | C |

N : Set to " 1 " when MSB of the operation result is " 1. . Otherwise, cleared to " 0. ."
V : Set to "1" when the result of the operation (regarded as a signed operation) is a value outside the range of -2147483648 to +2147483647 . Otherwise, cleared to " 0. ."
Z : Set to "1" when the operation result is "0." Otherwise, cleared to "0."
C : Cleared to "0" when the borrow occurs. Otherwise, set to "1."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :---: | :---: | :---: | :---: | :---: |
| DIR | SUBMD dd, \#imm | 5116, 9316, dd, immıL, immıн, ітmнц, ітmнн | 7 | 10 |
| ABS | SUBMD mmll, \#imm | $5116,9716, \mathrm{II}, \mathrm{mm}$, immLL, immLн, immнL, іпmнн | 8 | 10 |

Description example:
SUBMB MEM32, \#IMM32 ; MEM32 $\leftarrow$ MEM32 - IMM32

Function : Subtract

Operation data length: 16 bits

Operation : $S \leftarrow S-$ IMM8


Description : Subtract the 8 -bit immediate value from the contents of $S$ in 16 -bit length, and stores the result in $S$. The immediate value is extended to 16 -bit length with $0 s$ in operation.

- This instruction is unaffected by flag $m$.
- This instruction cannot operate in decimal. Set flag $D=$ " 0 " when using this instruction.


## Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | V | - | - | - | - | Z | C |

$N$ : Set to " 1 " when MSB of the operation result is " 1 ." Otherwise, cleared to " 0 ."
V : Set to "1" when the result of the operation (regarded as a signed operation) is a value outside the range of -32768 to +32767 . Otherwise, cleared to " 0 ."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."
C : Cleared to " 0 " when the borrow occurs. Otherwise, set to " 1 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMM | SUBS \#imm | $31_{16,0 B_{16}, ~ i m m ~}^{2}$ | 3 | 2 |

Description example:
SUBS
\#IMM8
; $S \leftarrow S$ - IMM 8

## Function : Subtract

Operation data length: 16 bits or 8 bits

Operation : $\quad \mathrm{X} \leftarrow \mathrm{X}-\mathrm{IMM} \quad$ (IMM $=0$ to 31 )
When $x=$ " 0 "
X X


When $x=" 1 "$


* In this case, the contents of $X_{H}$ do not change.

Description : Subtracts the immediate value (0 to 31) from the contents of $X$, and stores the result in $X$.

- This instruction is unaffected by flag m.
- This instruction cannot operate in decimal. Set flag $D=$ " 0 " when using this instruction.

Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | V | - | - | - | - | Z | C |

N : Set to " 1 " when MSB of the operation result is " 1. . Otherwise, cleared to " 0. ."
V : Set to "1" when the result of the operation (regarded as a signed operation) is a value outside the range of -32768 to +32767 ( -128 to +127 when flag $x$ is " 1 "). Otherwise, cleared to " 0 ."
Z : Set to " 1 " when the operation result is " 0. ." Otherwise, cleared to " 0 ."
C : Cleared to "0" when the borrow occurs. Otherwise, set to " 1. ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMM | SUBX \#imm | 0116, imm +4016 | 2 | 2 |

Note : Any value from 0 to 31 can be set to imm.

Description example:

| CLP | $x$ |  |
| :--- | :--- | :--- |
| SUBX | \#IMM | $; X \leftarrow X-I M M(0$ to 31$)$ |
| SEP | $x$ | $; X L \leftarrow X L-I M M(0$ to 31$)$ |
| SUBX | \#IMM |  |

## Function : Subtract

Operation data length: 16 bits or 8 bits

Operation $\quad: \quad Y \leftarrow Y-I M M \quad(I M M=0$ to 31$)$
When $\mathrm{X}=$ " 0 "


When $\mathrm{x}=$ "1"


* In this case, the contents of $\mathrm{Y}_{\boldsymbol{H}}$ do not change.

Description : Subtracts the immediate value (0 to 31) from the contents of Y , and stores the result in Y .

- This instruction is unaffected by flag m .
- This instruction cannot operate in decimal. Set flag $\mathrm{D}=$ " 0 " when using this instruction.


## Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | V | - | - | - | - | Z | C |

$N$ : Set to " 1 " when MSB of the operation result is " 1. ." Otherwise, cleared to " 0. ."
V : Set to " 1 " when the result of the operation (regarded as a signed operation) is a value outside the range of -32768 to +32767 ( -128 to +127 when flag $x$ is " 1 "). Otherwise, cleared to " 0 ."
$Z$ : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."
C : Cleared to "0" when the borrow occurs. Otherwise, set to "1."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMM | SUBY \#imm | $0116, \mathrm{imm}+6016$ | 2 | 2 |

Note : Any value from 0 to 31 can be set to imm.

Description example:

| CLP | $x$ |  |
| :--- | :--- | :--- |
| SUBY | \#IMM | $; Y \leftarrow Y-I M M(0$ to 31$)$ |
| SEP | $x$ | $; Y L \leftarrow Y L-I M M(0$ to 31$)$ |

## Function : Transfer between registers

Operation data length: 16 bits

Operation $\quad: \quad D P R n \leftarrow A \quad(\mathrm{n}=0$ to 3$)$

$\leftarrow$


## Description

Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMP | TAD n | $31_{16, ~} 216$ | 2 | 3 |

Note : Any value from 0 to 3 can be set to $n$.

Description example:

| TAD | 0 | $;$ DPR0 $\leftarrow A$ |
| :--- | :--- | :--- |
| TAD | 1 | DPR1 $\leftarrow A$ |

Function : Transfer between registers

Operation data length: 16 bits

Operation $\quad: \quad S \leftarrow A$


Description : Transfers the contents of $A$ to $S$ in 16-bit length. The contents of $A$ do not change. - This instruction is unaffected by flag $m$.

Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMP | TAS | $31{ }_{16,} 82{ }_{16}$ | 2 | 2 |

Description example:
TAS
; $S \leftarrow \mathrm{~A}$

Function : Transfer between registers

Operation data length: 16 bits or 8 bits

Operation $\quad: \quad X \leftarrow A$
When $x=" 0$ "


When $x=" 1 "$


* In this case, the contents of $X_{H}$ do not change.

Description : Transfers the contents of $A$ to $X$. The contents of $A$ do not change.

## Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | - | - | - | - | - | Z | - |

N : Set to " 1 " when MSB of the operation result is "1." Otherwise, cleared to "0."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMP | TAX | C416 | 1 | 1 |

Description example:

| CLP | $x$ |  |
| :--- | :--- | :--- |
| TAX |  | $X \leftarrow A$ |
| SEP | $x$ | $; X L \leftarrow A L$ |

Function : Transfer between registers

Operation data length: 16 bits or 8 bits

Operation $\quad: \quad Y \leftarrow A$
When $x=" 0$ "


When $x=" 1 "$


* In this case, the contents of $\mathrm{Y}_{\boldsymbol{H}}$ do not change.

Description : Transfers the contents of $A$ to $Y$. The contents of $A$ do not change.

## Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | - | - | - | - | - | Z | - |

N : Set to "1" when MSB of the operation result is "1." Otherwise, cleared to "0."
$Z$ : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMP | TAY | D416 | 1 | 1 |

Description example:

| CLP | $x$ |  |
| :--- | :--- | :--- |
| TAY |  |  |
| SEP | $x$ | $; A L \leftarrow A L$ |

Function : Transfer between registers

Operation data length: 16 bits

Operation
$: \quad \mathrm{DPRn} \leftarrow \mathrm{B}$

$$
(\mathrm{n}=0 \text { to } 3)
$$



## Description

: Transfers the contents of $B$ to the specified DPRn (DPRO to DPR3) in 16-bit length.

- Specify one of DPR0 to DPR3 for the destination of transfer.
- The contents of B do not change.
- This instruction is unaffected by flag m.
- This instruction includes the function of the TBD instruction in the conventional 7700 Family.

Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMP | TBD n | $\mathrm{B} 116, ~ \mathrm{n} 216$ | 2 | 3 |

Note : Any value from 0 to 3 can be set to $n$.

Description example:

| TBD | 0 | ; DPR0 $\leftarrow B$ |
| :--- | :--- | :--- |
| TBD | 1 | ; DPR1 $\leftarrow B$ |

Function : Transfer between registers

Operation data length: 16 bits

Operation $\quad: \quad S \leftarrow B$


Description : Transfers the contents of $B$ to $S$ in 16-bit length. The contents of $B$ do not change. - This instruction is unaffected by flag $m$.

Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMP | TBS | $\mathrm{B}_{16}, 8216$ | 2 | 2 |

Description example:

Function : Transfer between registers

Operation data length: 16 bits or 8 bits

Operation $\quad: \quad X \leftarrow B$
When $x=" 0$ "


When $x=" 1 "$


* In this case, the contents of $X_{H}$ do not change.

Description : Transfers the contents of $B$ to $X$. The contents of $B$ do not change.

## Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | - | - | - | - | - | Z | - |

N : Set to "1" when MSB of the operation result is "1." Otherwise, cleared to "0."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMP | TBX | $8116, \mathrm{C} 416$ | 2 | 2 |

Description example:

| CLP | $x$ |  |
| :--- | :--- | :--- |
| TBX |  | $X \leftarrow B$ |
| SEP | $x$ | $; X L \leftarrow B L$ |

Function : Transfer between registers

Operation data length: 16 bits or 8 bits

Operation $\quad: \quad Y \leftarrow B$
When $x=$ " 0 "


When $x=" 1 "$

\% In this case, the contents of Ү $_{\text {н }}$ do not change.

Description : Transfers $Y$ with the contents of $B$. The contents of $B$ do not change.

## Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | - | - | - | - | - | Z | - |

N : Set to "1" when MSB of the operation result is "1." Otherwise, cleared to "0."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMP | TBY | $8116, \mathrm{D} 416$ | 2 | 2 |

Description example:

| CLP | $x$ |  |
| :--- | :--- | :--- |
| TBY |  | $Y \leftarrow B$ |
| SEP | $x$ | $; Y L \leftarrow B L$ |

Function : Transfer between registers

Operation data length: 16 bits or 8 bits

Operation $\quad: \quad \mathrm{A} \leftarrow \operatorname{DPRn} \quad(\mathrm{n}=0$ to 3$)$
When $\mathrm{m}=$ " 0 "


When $m=" 1 "$


* In this case, the contents of $\mathrm{A}_{\boldsymbol{н}}$ do not change.

Description : Transfers the contents of the specified DPRn (DPR0 to DPR3) to A.

- Specify one of DPR0 to DPR3 for the destination of transfer.
- The contents of DPRn do not change.
- This instruction includes the function of the TDA instruction in the conventional 7700 Family.

Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | - | - | - | - | - | Z | - |

$N$ : Set to "1" when MSB of the operation result is "1." Otherwise, cleared to " 0 ."
$Z$ : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMP | TDA n | $3116, \mathrm{n} 216+4016$ | 2 | 2 |

Note : Any value from 0 to 3 can be set to n .

Description example:
TDA
0
; $A \leftarrow$ DPRO
TDA
1
; $A \leftarrow$ DPR1

Function : Transfer between registers

Operation data length: 16 bits or 8 bits

Operation $\quad: \quad B \leftarrow \operatorname{DPRn} \quad(\mathrm{n}=0$ to 3$)$
When $\mathrm{m}=$ " 0 "


When $\mathrm{m}=$ " 1 "


* In this case, the contents of В $\mathrm{B}_{\mathrm{H}}$ do not change.

Description : Transfers the contents of specified DPRn (DPR0 to DPR3) to B.

- Specify one of DPR0 to DPR3 for the destination of transfer.
- The contents of DPRn do not change.
- This instruction includes the function of the TDB instruction in the conventional 7700 Family.


## Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | - | - | - | - | - | Z | - |

N : Set to "1" when MSB of the operation result is "1." Otherwise, cleared to "0."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMP | TDB n | $\mathrm{B} 1_{16,} \mathrm{n} 2{ }_{16}+40_{16}$ | 2 | 2 |

Note : Any value from 0 to 3 can be set to $n$.

Description example:
TDB
; $\leftarrow$ DPRO
TDB
0
; $\mathrm{B} \leftarrow$ DPR1

Function : Transfer between registers

Operation data length: 16 bits

Operation $\quad: \quad S \leftarrow$ DPR0


Description : Transfers the contents of DPR0 to $S$ in 16-bit length.

- The contents of DPR0 do not change.

Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMP | TDS | 3116,7316 | 2 | 2 |

Description example:
TDS

Function : Transfer between registers

Operation data length: 16 bits or 8 bits

Operation $\quad: \quad A \leftarrow S$
When $m=" 0$ "


When $m=" 1 "$


* The contents of $\mathrm{A}_{\boldsymbol{H}}$ do not change.

Description : Transfers the contents of $S$ to $A$. The contents of $S$ do not change.

## Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | - | - | - | - | - | Z | - |

N : Set to "1" when MSB of the operation result is "1." Otherwise, cleared to "0."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMP | TSA | 3116,9216 | 2 | 2 |

Description example:
CLM
TSA
$A \leftarrow S$
SEM
TSA
; $A L \leftarrow S\llcorner$

Function : Transfer between registers

Operation data length: 16 bits or 8 bits

Operation $\quad: \quad B \leftarrow S$
When $m=" 0$ "


When $m=" 1$ "


* The contents of Вн do not change.

Description : Transfers the contents of $S$ to $B$. The contents of $S$ do not change.

## Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | - | - | - | - | - | Z | - |

N : Set to "1" when MSB of the operation result is "1." Otherwise, cleared to "0."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMP | TSB | B116, 9216 | 2 | 2 |

Description example:
CLM
TSB $\quad$; $\mathrm{B} \leftarrow \mathrm{S}$
SEM
TSB
; $\mathrm{BL} \leftarrow \mathrm{S}\llcorner$

Function : Transfer between registers

Operation data length: 16 bits

Operation $: \quad$ DPRO $\leftarrow S$


Description : Transfers the contents of $S$ to DPR0 in 16-bit length.

- The contents of $S$ do not change.

Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMP | TSD | 3116,7016 | 2 | 4 |

Description example:
TSD
; DPR0 $\leftarrow S$

Function : Transfer between registers

Operation data length: 16 bits or 8 bits

Operation $\quad: \quad X \leftarrow S$
When $x=" 0$ "
$X \quad S$


When $\mathrm{x}=$ " 1 "


* The contents of $X_{н}$ do not change.

Description : Transfers the contents of $S$ to $X$. The contents of $S$ do not change.

## Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | - | - | - | - | - | Z | - |

N : Set to "1" when MSB of the operation result is "1." Otherwise, cleared to "0."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMP | TSX | $3116, \mathrm{~F}^{1} 16$ | 2 | 2 |

Description example:

| CLP | $x$ |  |
| :--- | :--- | :--- |
| TSX |  | $X \leftarrow S$ |
| SEP | $x$ | $; X L \leftarrow S L$ |

Function : Transfer between registers

Operation data length: 16 bits or 8 bits

Operation $\quad: \quad A \leftarrow X$
When $m=" 0$ " and $x=$ " 0 "


When $\mathrm{m}=$ " 0 " and $\mathrm{x}=$ " 1 "


* The data " $00_{16 "}$ is set to Aн. $^{\text {. }}$

When $m=" 1 "$


* The contents of $A_{н}$ do not change.

Description : Transfers the contents of $X$ to $A$. The contents of $X$ do not change.

## Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | - | - | - | - | - | Z | - |

N : Set to " 1 " when MSB of the operation result is "1." Otherwise, cleared to "0."
$Z$ : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMP | TXA | A4 46 | 1 | 1 |

Description example:

Function : Transfer between registers

Operation data length: 16 bits or 8 bits

Operation $\quad: \quad B \leftarrow X$
When $m=" 0$ " and $x=$ " 0 "


When $m=" 0$ " and $x=" 1$ "


* The data " $00_{16}$ " is set to B .


## When $m=" 1 "$



* The contents of $\mathrm{B}_{\boldsymbol{H}}$ do not change.

Description : Transfers the contents of $X$ to $B$. The contents of $X$ do not change.

## Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | - | - | - | - | - | Z | - |

$N$ : Set to " 1 " when MSB of the operation result is "1." Otherwise, cleared to "0."
$Z$ : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMP | TXB | $8116, \mathrm{~A} 4{ }_{16}$ | 2 | 2 |

Description example:
TXB

Function : Transfer between registers

Operation data length: 16 bits or 8 bits

Operation $: \quad S \leftarrow X$
When $x=" 0$ "


When $x=" 1 "$


* The data " $00_{16 "}$ is set to $\mathrm{S}_{\mathrm{H}}$.

Description : Transfers the contents of $X$ to $S$. The contents of $X$ do not change.

Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMP | TXS | $31_{16,} \mathrm{E} 216$ | 2 | 2 |

Description example:

| CLP | $x$ |  |
| :--- | :--- | :--- |
| TXS |  | $S \leftarrow X$ |
| SEP | $x$ | $; S L \leftarrow X L, S H \leftarrow 0016$ |

Function : Transfer between registers

Operation data length: 16 bits or 8 bits

Operation $\quad: \quad Y \leftarrow X$
When $x=" 0$ "


When $x=" 1 "$
 $\leftarrow$


* The contents of $\mathrm{Y}_{\boldsymbol{H}}$ do not change.

Description : Transfers the contents of $X$ to $Y$. The contents of $X$ do not change.

Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | - | - | - | - | - | Z | - |

N : Set to "1" when MSB of the operation result is "1." Otherwise, cleared to "0."
$Z$ : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMP | TXY | $31_{16, ~}$ C2 16 | 2 | 2 |

Description example:

| CLP | $x$ |  |
| :--- | :--- | :--- |
| TXY |  |  |
| SEP | $x$ | $; X$ |
| TXY |  | $Y \leftarrow X L$ |

Function : Transfer between registers

Operation data length: 16 bits or 8 bits

Operation $\quad: \quad A \leftarrow Y$
When $m=" 0$ " and $x=" 0$ "


When $\mathrm{m}=$ " 0 " and $\mathrm{x}=$ " 1 "


* The data " $00_{16}$ " is set to $\mathrm{A}_{\mathrm{H}}$.


## When $m=" 1 "$



* The contents of $A_{н}$ do not change.

Description : Transfers the contents of $Y$ to $A$. The contents of $Y$ do not change.

## Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | - | - | - | - | - | Z | - |

N : Set to "1" when MSB of the operation result is "1." Otherwise, cleared to "0."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMP | TYA | $\mathrm{B}_{1}{ }_{16}$ | 1 | 1 |

Description example:
TYA
; $A \leftarrow Y$

Function : Transfer between registers

Operation data length: 16 bits or 8 bits

Operation $\quad: \quad B \leftarrow Y$
When $m=" 0$ " and $x=$ " 0 "


When $m=" 0$ " and $x=" 1$ "


* The data " $00_{16}$ " is set to B .


## When $m=" 1 "$



* The contents of $\mathrm{B}_{\boldsymbol{*}}$ do not change.

Description : Transfers the contents of $Y$ to $B$. The contents of $Y$ do not change.

## Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | - | - | - | - | - | Z | - |

N : Set to "1" when MSB of the operation result is "1." Otherwise, cleared to "0."
$Z$ : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMP | TYB | $8116, \mathrm{~B} 416$ | 2 | 2 |

Description example:
TYB

Function : Transfer between registers

Operation data length: 16 bits or 8 bits

Operation $\quad: \quad X \leftarrow Y$
When $x=$ " 0 "


When $x=" 1 "$


* The contents of $X_{H}$ do not change.

Description : Transfers the contents of $Y$ to $X$. The contents of $Y$ do not change.

## Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | - | - | - | - | - | Z | - |

N : Set to " 1 " when MSB of the operation result is "1." Otherwise, cleared to " 0. ."
Z : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMP | TYX | $31_{16, \mathrm{D} 216}$ | 2 | 2 |

Description example:

| CLP | $x$ |  |
| :--- | :--- | :--- |
| TYX |  | $X \leftarrow Y$ |
| SEP | $x$ | $; X L \leftarrow Y L$ |

Function : Clock control

Operation data length: -

Operation : Stop the CPU clock.

Description : Stops the internal clock. However, the oscillation of the oscillation circuit is not stopped. To restart the internal clock, generate an interrupt request or perform the hardware reset. The microcomputer will thereby be released from the WIT state.

## Status flags

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |


| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMP | WIT | 3116,1016 | 2 | - |

Description example:
WIT

Function : Transfer between registers

Operation data length: 16 bits or 8 bits

Operation $\quad: \quad A \rightleftarrows B$
When $m=" 0$ "


When $\mathrm{m}=$ " 1 "

\% In this case, the contents of $А_{н}$ and $\mathrm{B}_{\boldsymbol{H}}$ do not change.

Description : Exchanges the contentss of $A$ and $B$.

## Status flags :

| IPL | N | V | m | x | D | I | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | N | - | - | - | - | - | Z | - |

N : Set to "1" when MSB of the operation result is "1." Otherwise, cleared to "0."
$Z$ : Set to " 1 " when the operation result is " 0 ." Otherwise, cleared to " 0 ."

| Addressing mode | Syntax | Machine code | Bytes | Cycles |
| :--- | :--- | :--- | :---: | :---: |
| IMP | XAB | 5516 | 1 | 2 |

Description example:

| CLM | $x$ |
| :--- | :--- |
| XAB |  |
| SEM | $x$ |
| XAB |  |

$$
\begin{aligned}
& ; A \rightleftarrows B \\
& ; A L \rightleftarrows B L
\end{aligned}
$$

### 4.3 Notes on software development

### 4.3 Notes on software development

The following are notes on software development.

### 4.3.1 Instruction execution cycles

The number of instruction execution cycles shown in this manual is applied to an ideal operating state. The actual instruction execution cycles vary with the instruction queue, the bus width for memory access, and the setting for Wait state.
When estimating a theoretical program execution speed by using the values shown in this manual or when implementing timers by software, be sure to consider that the estimated or anticipated execution time is only an approximate value.

### 4.3.2 Status of flags $m$ and $x$

Writing a 16 -bit immediate value to the instruction operand while the contents of flag $m$ is " 1 " ( 8 bits of data length) or an 8 -bit immediate value to the instruction operand while the contents of flag m is " 0 " ( 16 bits of data length) causes the program to run out of control.
The above is also applied to flag x. Refer to the user's manual of the assembler you are using and make sure that no discrepancy will occur between the flag state and the data length to be operated on.

### 4.3.3 Tips for data area location

(1) If the contents of low-order 8 bits of the direct page register (DPRnL) are set to any value other than " 0016 ," the processing time is extended by 1 machine cycle as compared to the cases where the contents are set to " 0016 ." Therefore, Mitsubishi recommends setting these low-order bits to " 0016 " whenever possible because this helps to increase the execution speed of program.
(2) Mitsubishi recommends locating 16 -bit data at even address boundaries whenever possible because this is effective for increasing the program execution speed. If 16 -bit data are located at odd address boundaries, 2 bus cycles need to be generated for accessing this data, resulting in a reduced program execution speed.

### 4.3.4 Performing arithmetic operations in decimal

(1) Arithmetic operations can be performed in decimal by setting flag D to "1." However, decimal operations can be performed only by the following 4 instructions:

- ADC
- ADCB
- SBC
- SBCB
(2) Pay attention to the flag behavior when performing decimal operations. Although the results of decimal operations are reflected correctly in flag C , the results are not reflected in any of flags $\mathrm{Z}, \mathrm{N}$, and V .


## APPENDIX

Appendix 1. 7900 Series machine instructions

## Appendix 1. 7900 Series machine instructions

[How to use this table]

- The corresponding op code, the number of execution cycles, and the number of instruction bytes are indicated for each addressing mode of each instruction
- A flag affected by the operation result is also indicated.
- For symbols used in this table, refer to the table on the next page. Also, refer to "Notes for machine instruction table" on pages 5-42 and 5-43.
- The operation length of an instruction of which column "Operation length (Bit)" includes "16/8" depends on the setting of flag m or x .

| Symbol | Descripion | Symbol | Descripion |
| :---: | :---: | :---: | :---: |
| IMP <br> IMM <br> A <br> DIR <br> DIR, $X$ <br> DIR, Y <br> (DIR) <br> (DIR, X) <br> (DIR), Y <br> L(DIR) <br> L(DIR), Y <br> ABS <br> ABS, $X$ <br> ABS, $Y$ <br> ABL <br> ABL, X <br> (ABS) <br> L(ABS) <br> (ABS, X) <br> STK <br> REL <br> DIR, b, R <br> ABS, b, R <br> SR <br> (SR), Y <br> BLK <br> Multiplied accumulation | Implied addressing mode <br> Immediate addressing mode <br> Accumulator addressing mode <br> Direct addressing mode <br> Direct indexed X addressing mode <br> Direct indexed Y addressing mode <br> Direct indirect addressing mode <br> Direct indexed X indirect addressing mode <br> Direct indirect indexed Y addressing mode <br> Direct indirect long addressing mode <br> Direct indirect long indexed Y addressing mode <br> Absolute addressing mode <br> Absolute indexed X addressing mode <br> Absolute indexed Y addressing mode <br> Absolute long addressing mode <br> Absolute long indexed X addressing mode <br> Absolute indirect addressing mode <br> Absolute indirect long addressing mode <br> Absolute indexed X indirect addressing mode <br> Stack addressing mode <br> Relative addressing mode <br> Direct bit relative addressing mode <br> Absolute bit relative addressing mode <br> Stack pointer relative addressing mode <br> Stack pointer relative indirect indexed Y addressing mode <br> Block transfer addressing mode <br> Multiplied accumulation addressing mode <br> Instruction code (Op code) <br> Number of cycles <br> Number of bytes <br> Carry flag <br> Zero flag <br> Interrupt disable flag <br> Decimal operation mode flag <br> Index register length selection flag <br> Data length selection flag <br> Overflow flag <br> Negative flag <br> Processor interrupt priority level <br> Addition <br> Subtraction <br> Multiplication <br> Division <br> Logical AND <br> Logical OR <br> Logical exclusive OR <br> Absolute value <br> Negation <br> Movement to the arrow direction <br> Movement to the arrow direction <br> Exchange <br> Accumulator <br> Accumulator's high-order 8 bits <br> Accumulator's low-order 8 bits <br> Accumulator A <br> Accumulator A's high-order 8 bits <br> Accumulator A's low-order 8 bits <br> Accumulator B <br> Accumulator B's high-order 8 bits <br> Accumulator B's low-order 8 bits |  | Accumulator E <br> Accumulator E's high-order 16 bits (Accumulator B) <br> Accumulator E's low-order 16 bits (Accumulator A) Index register X <br> Index register X's high-order 8 bits <br> Index register X's low-order 8 bits <br> Index register Y <br> Index register Y's high-order 8 bits <br> Index register Y's low-order 8 bits <br> Stack pointer <br> Relative address <br> Program counter <br> Program counter's high-order 8 bits <br> Program counter's low-order 8 bits <br> Program bank register <br> Data back register <br> Direct page register 0 <br> Direct page register 0's high-order 8 bits <br> Direct page register 0's low-order 8 bits <br> Direct page register $n$ <br> Direct page register n's high-order 8 bits <br> Direct page register n's low-order 8 bits <br> Processor status register <br> Processor status register's high-order 8 bits Processor status register's low-order 8 bits nth bit in processor status register <br> Contents of memory <br> Contents of memory at address indicated by stack pointer <br> nth bit of memory <br> n-bit memory's address or contents Immediate value ( 8 bits or 16 bits) $n$-bit immediate value <br> 16 -bit immediate value's high-order 8 bits <br> 16-bit immediate value's low-order 8 bits <br> Value of 24 -bit address's high-order 8 bits (A23-A16) <br> Value of 24 -bit address's middle-order 8 bits ( $\mathrm{A}_{15}-\mathrm{A}_{8}$ ) <br> Value of 24 -bit address's low-order 8 bits (A7-A0) <br> Effective address (16 bits) <br> Effective address's high-order 8 bits <br> Effective address's low-order 8 bits <br> 8 -bit immediate value <br> n -bit immediate value <br> Displacement for DPR (8 bits or 16 bits) Number of transfer bytes, rotation or repeated operations <br> Number of registers pushed or pulled <br> Operand to specify transfer source <br> Operand to specify transfer destination |


| Symbol | Function | Operation length (Bit) | Addressing Modes |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $\begin{array}{\|c\|} \hline \text { DIR } \\ \log n \# \\ \hline \end{array}$ |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ABS (Note 1) | Acc $\leftarrow$ \| $\mathrm{Acc} \mid$ | 16/8 |  |  |  |  |  |  |  |  | $1$ |  |  |  |
| ABSD | $E \leftarrow\|E\|$ | 32 |  | ${ }^{3} 90^{15} 5^{2}$ |  | $1$ |  |  |  | , | , |  |  |  |
| ADC (Notes 1 and 2) | Acc $-\mathrm{Acc}+\mathrm{M}+\mathrm{C}$ | 16/8 |  |  |  |  |  | $\left.\begin{array}{\|c\|c\|} \hline 21 \\ 80 \\ 80 \\ \hline 41 \\ \hline 80 \\ \hline 80 \end{array}\right\|^{7}$ |  |  |  |  |  |  |
| ADCB (Note 1) | Accl-AcCL + MM $8+\mathrm{C}$ | 8 |  |  |  |  |  |  |  |  |  |  |  |  |
| ADCD | $\mathrm{E} \leftarrow \mathrm{E}+\mathrm{M} 32+\mathrm{C}$ | 32 | $\int_{10^{31} 0^{4} 6}$ |  |  | $\underbrace{3} 88^{218} 8883$ |  | ${ }^{212} 90$ |  |  |  |  | ${ }^{111}{ }^{3}{ }^{21}$ | $\underbrace{298}$ |
| $\begin{array}{\|l\|} \hline \text { ADD } \\ \text { (Notes } 1 \text { and } \\ \text { 2) } \end{array}$ | Acc - Acc +M | 16/8 |  |  |  | $\frac{2^{2} 888^{4}}{3}$ |  |  |  | $\qquad$ |  |  |  |  |
| ADDB (Note 1) | AccleAccl + IMM8 | 8 |  |  |  |  |  |  |  |  |  | - |  |  |
| ADDD | $\mathrm{E} \leftarrow \mathrm{E}+\mathrm{M} 32$ | 32 | $22^{20} 5^{5}$ |  |  | $22^{2097} 7^{2}$ |  | $\left.\right\|_{90} ^{111} \mid$ | $\square$ | $\qquad$ | $\underbrace{31110}_{98}{ }_{98}^{101}$ |  | $\underbrace{11} 3^{1119^{12}}$ | ${ }^{1199}$ |
| $\begin{array}{\|l\|} \hline \text { ADDM } \\ \text { (Note 3) } \end{array}$ | $M \leftarrow M+1 M M$ | 16/8 |  |  | $\underbrace{515} 87^{7} 7^{4}$ |  |  |  |  | , |  |  |  |  |
| ADDMB | M8ヶ-M8 + IMM8 | 8 |  |  | $5^{515} 17^{7} 7^{4}$ |  |  |  |  |  |  |  |  |  |
| ADDMD | M $32 \leftarrow$ M $32+1$ M ${ }^{\text {3 }}$ 2 | 32 |  |  | $\underbrace{585} 8^{10} 0^{17}$ |  |  |  |  |  |  |  |  |  |
| ADDS | $\mathrm{S} \leftarrow \mathrm{S}+\mathrm{lmM8}$ | 16 |  |  |  |  |  |  |  |  |  |  |  |  |
| ADDX | $\mathrm{X}-\mathrm{X}+\mathrm{IMM}(\mathrm{IMM}=0$ to 31) | 16/8 | $0^{0+1} 2^{2}$ |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { ADDY } \\ & \text { (Note 4) } \end{aligned}$ | $Y \leftarrow Y+1 \mathrm{IMM}(\mathrm{IMM}=0$ to 31) | 16/8 |  |  |  |  |  |  |  |  |  |  |  |  |




| Symbol | Function | Operation length (Bit) | Addressing Modes |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | IMP | IMM | A | DIR |  |  | DIR, Y | (DIR) | (ORI, $\times$ x $]$ |  |  |  |
|  |  |  |  | Oon $n$ | \# op $\square_{\text {In }}$ | $0{ }^{\circ}$ |  |  | 00 $0^{1 / 4}$ | onn ${ }^{\text {\# }}$ | \#oon $\\|^{\text {\# }}$ on |  |  |  |
| $\begin{array}{\|l} \hline \begin{array}{l} \text { ASRD \#n } \\ \text { (Note 4) } \end{array} \end{array}$ |  | 32 |  |  |  |  |  |  |  |  |  |  |  |  |
| BBC (Note 3) | $\begin{aligned} & \text { if M(bit n) })=0 \\ & \text { then PC\&PC + cnt + REL (-128 } \\ & \text { to +127) } \\ & \text { (nnt: Number of bytes of instruction) } \end{aligned}$ | $16 / 8$ |  |  |  |  |  |  |  |  |  |  |  |  |
| вВСв | $\begin{aligned} & \text { if M8(bit n) }=0 \\ & \text { then PC }- \text { PC }+ \text { cnt }+ \text { REL }(-128 \\ & \text { } 0+127) \\ & \text { (cnt: Number of bytes of instruction) } \end{aligned}$ | 8 |  |  |  |  |  |  |  |  |  |  |  |  |
| BBS (Note 3) | $\begin{aligned} & \text { if M(bit n) }=1 \\ & \text { then PP\& } \leftarrow \mathrm{PC}+\text { cnt }+ \text { REL (-128 } \\ & \text { to }+127) \\ & \text { (ant: Number of bytes of instruction) } \end{aligned}$ | 16/8 |  |  |  |  |  |  |  |  |  |  |  |  |
| BBSB | if M8(bit $n)=1$ then PC PCP + cnt + REL ( -128 to +127) (cnt: Number of bytes of instruction) | 8 |  |  |  |  |  |  |  |  |  |  |  |  |
| BCC | $\begin{aligned} & \text { if } \mathrm{C}=0 \\ & \text { then PC} \leftarrow \mathrm{PC}+2+\text { REL (-128 to } \\ & +127) \end{aligned}$ | - |  |  |  |  |  |  |  |  |  |  |  |  |
| BCS | $\begin{aligned} & \text { if } C=1 \\ & \text { then } P C \leftarrow P C+2+R E L(-128 \text { to } \\ & +127) \end{aligned}$ | - |  |  |  |  |  |  |  |  |  |  |  |  |
| BEQ | $\begin{aligned} & \text { if } Z=1 \\ & \text { then } P C \leftarrow P C+2+\text { REL ( }-128 \text { to } \\ & +127 \text { ) } \end{aligned}$ | - |  |  |  |  |  |  |  |  |  |  |  |  |
| BGE | $\begin{aligned} & \text { if } N \forall V=0 \\ & \text { then PC } \leftarrow P C+2+R E L(-128 \text { to } \\ & +127) \end{aligned}$ | - |  |  |  |  |  |  |  |  |  |  |  |  |
| BGT | $\begin{aligned} & \text { if } Z=0 \text { and } N \forall V=0 \\ & \text { then } \\ & +127) \end{aligned}$ | - |  |  |  |  |  |  |  |  |  |  |  |  |
| BGTU | $\begin{aligned} & \text { if } C=1 \text { and } Z=0 \\ & \text { then } P C \leftarrow P C+2+\operatorname{REL}(-128 \text { to } \\ & +127) \end{aligned}$ | - |  |  |  |  |  |  |  |  |  |  |  |  |
| BLE | $\begin{aligned} & \text { if } \mathrm{Z}=1 \text { or } \mathrm{N} \forall \mathrm{~V}=1 \\ & \text { then PC } \leftarrow P \mathrm{C}+2+\mathrm{REL}(-128 \text { to } \\ & +127) \end{aligned}$ | - |  |  |  |  |  |  |  |  |  |  |  |  |
| BLEU | $\begin{aligned} & \text { if } C=0 \text { or } Z=1 \\ & \text { then } P \text { PC } \leftarrow P C+2+\text { REL }-128 \text { to } \\ & +127) \end{aligned}$ | - |  |  |  |  |  |  |  |  |  |  |  |  |
| BLT | $\begin{aligned} & \text { if } \mathrm{N} \forall \mathrm{~V}=1 \\ & \text { the }=1 \\ & +127) \\ & +\mathrm{PCC}+2+\text { REL }(-128 \text { to } \end{aligned}$ | - |  |  |  |  |  |  |  |  |  |  |  |  |





5-12





| Symbol | Function | Operation length (Bit) | Addressing Modes |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | IMP | IMM | \# op ${ }^{\text {a }}$ \# |  | Dir ${ }^{\text {diR, }}$ | ORIR, | ( (DIR) | (ODR, $x$ \| | IR, X] (DIR |  |  |
|  |  |  | O0, ${ }^{\text {n }}$ | 00 1 \# 0 |  |  |  |  |  | \#\#0p n |  |  |  |
| INC (Note 1) | $\begin{aligned} & \mathrm{Acc} \leftarrow \mathrm{Acc}+1 \\ & \mathrm{Or}+\mathrm{M}+1 \\ & \mathrm{M} \leftrightarrow \mathrm{M}+1 \end{aligned}$ | 16/8 |  |  |  | ${ }^{182} 2^{6} 6^{2}$ | ${ }^{6} 2^{2} 88_{88}^{41} 8^{8}$ |  |  |  |  |  | $\\|$ |
| INX | $x-x+1$ | 16/8 |  |  |  |  |  |  |  |  |  |  |  |
| INY | $Y \leftarrow Y+1$ | 16/8 |  |  |  |  |  |  |  |  |  |  |  |
| JMPJMPL | When ABS specified $\mathrm{PCL} \leftarrow \mathrm{ADL}$ PCH <br> When ABL specified <br> PCL↔ADL <br> $\mathrm{PCH} \leftarrow \mathrm{ADM}$ <br> When (ABS) specified <br> PCL↔(ADM, ADL) <br> $\mathrm{PCH} \leftarrow(\mathrm{ADm}, \mathrm{ADL}+1)$ <br> When L(ABS) specified <br> $\mathrm{PCL} \leftarrow(\mathrm{ADm}, \mathrm{ADL})$ <br> $\mathrm{PCH} \leftarrow(\mathrm{ADm}, \mathrm{ADL}+1)$ <br> $\mathrm{PG} \leftarrow(\mathrm{ADm}, \mathrm{ADL}+2)$ <br> When (ABS, $X$ ) specified <br> PCL $\leftarrow(A D M, A D L+X)$ <br> РСн $\leftarrow(A D m, A D L+X+1)$ | - |  |  |  |  |  |  |  |  |  |  |  |
| JSRJSRL |  | - |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{array}{\|l\|} \hline \text { LDA } \\ \text { (Notes } 1 \text { and } \\ \text { 2) } \end{array}$ | AccヶM | 16/8 |  |  |  |  |  |  |  |  |  | $\square$ |  |
| $\begin{array}{\|l\|} \hline \text { LDAB } \\ \text { (Note 1) } \end{array}$ | Acc -M 8 (Extension zero) | 16 |  |  |  | 听3 ${ }^{\text {a }}$ |  |  |  |  |  |  |  |





| Symbol | Function | Operation length（Bit） | Addressing Modes |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | \％ 19 | MP IMM | A | DIR |  |  | （（DIR） | IR，X）［（IRI |  |  |
|  |  |  |  | \＃ 00 n n $\# 0$ | op $0^{\text {\＃}}$ |  |  |  |  | \＃\＃ 000 n |  |  |
| MPY <br> （Notes 2 and <br> 14） | （B，A）$\leftarrow A \times M$ | 16／8 |  |  |  |  | ${ }^{32} 61500^{3}$ |  |  |  |  |  |
| MPYS <br> （Notes 2 and <br> 14） | $(B, A) \leftarrow A \times M$（Signed） | 16／8 |  |  |  |  | $30^{32150} 0^{3}$ |  |  |  |  |  |
| $\begin{array}{\|l\|} \hline \begin{array}{l} \text { MVN } \\ \text { (Note 15) } \end{array} \end{array}$ |  | 16／8 |  |  |  |  |  |  |  |  |  |  |
| MVP <br> （Note 16） | $\begin{aligned} & \left(\begin{array}{l} \mathrm{M}(Y-\mathrm{k}) \leftarrow \mathrm{M}(X-\mathrm{k}) \\ \mathrm{k}=0 \text { to } \mathrm{i}-1 \\ (\mathrm{i}: \text { Number of transter bytes } \\ \text { specified by accumulator } \mathrm{A} \end{array}\right) \\ & \hline \end{aligned}$ | 16／8 |  |  |  |  |  |  |  |  |  |  |
| $\begin{array}{\|l\|} \hline \begin{array}{l} \text { NEG } \\ \text { (Note 1) } \end{array} \end{array}$ | Accヶ－Acc | 16／8 |  |  |  |  |  |  |  |  |  |  |
| NEGD | E¢－E | 32 |  |  | ${ }_{80}^{38} 4^{4} 4{ }^{2}$ |  |  |  |  |  |  |  |
| NOP | $P C \leftarrow P C+1$ <br> When catty occurs in PC $P G \leftarrow P G+1$ | － | $\left.7^{74}\right]^{1}$ | $1{ }^{1}$ |  |  |  |  |  |  |  |  |
| ORA <br> （Notes 1 and <br> 2） | Acc $\leftarrow$ AccvM | 16／8 |  |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { ORAB } \\ & \text { (Note 1) } \end{aligned}$ | AcclıAcaviMM8 | 8 |  |  |  |  |  |  |  |  |  |  |
| ORAM <br> （Note 3） | MヶMVIMM | 16／8 |  |  |  |  | ${ }^{4}$ |  |  |  |  |  |
| ORAMB | M8ヶ－M8VIMM8 | 8 |  |  |  |  | ${ }^{4}$ |  |  |  |  |  |
| ORAMD | M32－M32VIMM32 | 32 |  |  |  | $\underbrace{531} \underbrace{510^{1}} 7$ |  |  |  |  |  |  |
| PEA | $\begin{aligned} & \mathrm{M}(\mathrm{~S}) \leftarrow \mid \mathrm{MMH} \\ & \mathrm{~S} \leftarrow \mathrm{~S}-1 \\ & \mathrm{M}(\mathrm{~S}) \leftarrow 1 \mathrm{MML} \\ & \mathrm{~S} \leftarrow \mathrm{~S}-1 \end{aligned}$ | 16 |  |  |  |  |  |  |  |  |  |  |
| PEI |  | 16 |  |  |  |  |  |  |  |  |  | I |










| Symbol | Function | Operation length (Bit) | Addressing Modes |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | IN | ( IMM | A |  |  | DIR DIR, X | DIR, Y | (DRR) |  | (01R, , ${ }^{\text {a }}$ |  |  |  |
|  |  |  |  | \#00 n \# | op $n$ | T\# 00 | 9 n \#00 |  | O0, ${ }^{1}$ |  |  | - $0^{+}$ |  |  |  |
| RTI |  | - | $\left.\left.\right\|^{F=1}\right\|^{12}$ |  |  | $1$ |  |  |  |  |  |  |  |  |  |
| RTL |  | - | $\mid 94100_{1}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| RTLD $n$ <br> (Notes 11 and <br> 12) | ```S}\leftarrowS+ DPRnL\leftarrowM(S) S}\leftarrowS+ DPRnH\leftarrowM(S S}\leftarrowS+ PCL\leftarrowM(S) S}\leftarrowS+ PCH\leftarrowM(S) S\leftarrowS +1 PG\leftarrowM(S). ( }n=0\mathrm{ to 3. Multiple DPRs can be specified.)``` | 16 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| RTS | $\begin{aligned} & \mathrm{S} \leftarrow \mathrm{~S}+1 \\ & \mathrm{PCL} \mathrm{\leftarrow M(S)} \\ & \mathrm{~S} \leftarrow \mathrm{~S}+1 \\ & \mathrm{PC} \leftarrow \mathrm{H} \leftarrow \mathrm{M}(\mathrm{~S}) \end{aligned}$ | - |  |  |  |  |  |  |  |  |  |  |  |  |  |
| RTSD $n$ <br> (Notes 11 and <br> 12) |  | 16 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{array}{\|l\|} \hline \text { SBC } \\ \text { (Notes } 1 \text { and } \\ \text { 2) } \end{array}$ | Acc-Acc - M- $\bar{C}$ | 16/8 |  |  |  |  |  | $\qquad$ |  |  |  |  |  |  |  |
| $\begin{array}{\|l\|} \hline \begin{array}{l} \text { SBCB } \\ \text { (Note 1) } \end{array} \end{array}$ | Aca $\leftarrow$ Accı-IMM $-\overline{\text { - }}$ | 8 |  |  |  |  |  |  |  |  |  |  | - | , | - |
| SBCD | E¢E-M32-б | 32 |  | $]_{10}^{310^{4} 4^{6}}$ |  |  |  | $\int_{88}^{3 y_{8}^{21}} 8^{8} 3^{3}$ |  |  |  |  |  | $13^{3} 388$ | $59^{312}{ }^{2}$ |
| SEC | $\mathrm{C} \leftarrow 1$ | - | ${ }^{14}{ }^{1}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| SEI | k1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |






## Notes for machine instructions table

This table lists the minimum number of instruction cycles for each instruction. The number of cycles of the addressing mode related with $\operatorname{DPRn}(\mathrm{n}=0$ to 3 ) is applied when DPRn $\llcorner=0$. When DPRn $1 \neq 0$, add 1 to the number of cycles.
The number of cycles also varies according to the number of bytes fetched into the instruction queue buffer, or according to whether the memory accessed is at an odd address or an even address. Furthermore, it also varies when the external area is accessed with BYTE $=$ " H ."

Note 1. The op code at the upper row is used for accumulator A, and the op code at the lower row is used for accumulator B.

Note 2. When handing 16 -bit data with flag $\mathrm{m}=0$ in the IMM addressing mode, add 1 to the numder of bytes (\#).

Note 3. When handing 16 -bit data with flag $m=0$, add 1 to the numder of bytes
Note 4. Imm is the immediate value specified with an operand.
Note 5. The op code at the upper row is used for branching in the range of -128 to +127 , and the op code at the lower row is used for branching in the range of -32768 to +32767 .

Note 6. The BRK instruction is a reserved instruction for debugging tools; it cannot be used when an emulator is used.

Note 7. Any value from 0 through 15 is placed in an " $n$ " in column "Addressing Modes."
Note 8. When handling 16 -bit data with flag $\mathrm{x}=0$ in the IMM addressing mode, add 1 to the numder of bytes.

Note 9. The number of cycles is the case of the 16 -bit $\div 8$-bit operation. In the case of the 32 -bit $\div$ 16 -bit operation, add 8 to the number of cycles

Note 10. When a zero division interrupt occurs, the number of cycles is 16 cycles. It is regardless of the data length.

Note 11. When placing a value in any of DPRs, the lower row is applied. When placing values to multiple DPRs, the lower row is applied. The letter "i" represents the number of DPRn specified: 1 to 4 .

Note 12. A "?" indicates that the bit corressing to the specified DPRn becomes "1."
Note 13. When the source is in the addressing mode and flag $\mathrm{m}=0$, the number of bytes (\#) is incremented by $\mathrm{n}(\mathrm{n}=0$ to 15$)$.

Note 14. The number of cycles of the case of the 8 -bit $\times 8$-bit operation. In the case of the 16 -bit $\times$ 16 -bit operation, add 4 to the number of cycles

Note 15. The number of cycles is the case where the number of bytes to be transferred (\#) is even When the number of bytes to be transferred (\#) is odd, the number is calculated as; $5 \times i+10$

Note 16. The number of cycles is the case where the number of bytes to be transferred (\#) is even. When the number of bytes to be transferred (\#) is odd, the number is calculated as; $5 \times i+14$
Note that it is 10 cycles in the case of 1 -byte thanster.
Note 17. Add the number of cycles corresponding to the registers to be stored. $i_{1}$ is the number of registers to be stored among A, B, X, Y, DPRO, and PS. ì is the number of registers to be stored between DT and PG.

Note 18. Letter "i" indicates the number of registers to be restored
Note 19. The number of cycles is applied when flag $m=$ " 1 ." When flag $m=" 0$, " the number is calculated as;

## $18 \times \mathrm{imm}+5$

Note 20. Any value from 0 through 3 is placed in an " n " in column "Addressing Modes."

## APPENDIX

## Appendix 2. Hexadecimal instruction code tables

## Appendix 2. Hexadecimal instruction code tables

[How to use these tables]

- First, see instruction code table 0-A.
- For an instruction of which op code consists of 2 bytes, the code corresponding to the 2 nd byte is listed in another table. The 1st byte of the instruction listed in another table is indicated as "PAGE XX" in instruction code table 0-A.
- See the following:

* The inside of parentheses is applied when 16-bit data is handled with flag $\mathrm{m}=$ " 0 " or flag $x=$ " 0 ." Unless otherwise noted, the instruction is unaffected by flags $m$ and $x$.

Instruction code table 0-A

| $\begin{array}{\|c\|c\|} \hline \text { Hexadecimat } \\ \hline \text { D7-D4 } \\ \hline \text { notation } \\ \hline \end{array}$ |  | 0000 | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1000 | 1001 | 1010 | 1011 | 1100 | 1101 | 1110 | 1111 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| 0000 | 0 |  | PAGE10 | $\begin{aligned} & \text { LDX } \\ & \text { DIR } \\ & 2 / 3 \end{aligned}$ | $\begin{gathered} \text { ASL } \\ \text { A } \\ 1 / 1 \\ \hline \end{gathered}$ | $\begin{aligned} & \text { SEC } \\ & \text { IMP } \\ & 1 / 1 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { SEI } \\ & \text { IMP } \\ & 1 / 4 \\ & \hline \end{aligned}$ |  | $\begin{gathered} \text { LDX } \\ \text { ABS } \\ 3 / 3 \end{gathered}$ | $\begin{gathered} \text { LDAB } \\ \text { A,(DIR), } Y \\ 2 / 6 \end{gathered}$ | $\begin{gathered} \text { LDAB } \\ \text { A, } \mathrm{LD(DIR),Y} \\ 2 / 8 \end{gathered}$ | $\begin{gathered} \text { LDAB } \\ \substack{\text { A,D/R } \\ 2 / 3} \end{gathered}$ | $\underset{\substack{\text { A,DAB }, \mathrm{D}}}{\mathrm{LDAR}}$ | $\begin{aligned} & \mathrm{LDAB} \\ & \mathrm{~A}, \mathrm{ABL} \\ & 4 / 4 \end{aligned}$ | $\begin{gathered} \mathrm{LDAB} \\ \mathrm{~A}, \mathrm{ABL}, \mathrm{X} \\ 4 / 5 \end{gathered}$ | $\begin{gathered} \text { LDAB } \\ \mathrm{A}, \mathrm{ABS} \\ 3 / 3 \end{gathered}$ | $\begin{gathered} \text { LDAB } \\ \mathrm{A}, \mathrm{ABS}, \mathrm{X} \\ 3 / 4 \end{gathered}$ |
| 0001 | 1 | $\begin{gathered} \text { BPL } \\ \text { REL } \\ 2 / 6 \end{gathered}$ | PAGE1-A | $\begin{aligned} & \text { LDY } \\ & \text { DIR } \\ & 2 / 3 \end{aligned}$ | $\begin{gathered} \text { ROL } \\ A \\ 1 / 1 \end{gathered}$ | $\begin{aligned} & \text { CLC } \\ & \text { IMP } \\ & 1 / 1 \end{aligned}$ | $\begin{gathered} \mathrm{CLI} \\ \mathrm{IMP} \\ 1 / 3 \end{gathered}$ | $\begin{gathered} \hline \text { LDA } \\ \text { A,IMM } \\ 2(3) / 1 \end{gathered}$ | $\begin{aligned} & \text { LDY } \\ & \text { ABS } \\ & 3 / 3 \end{aligned}$ | $\begin{gathered} \text { LDA } \\ \text { A, (DIR), } \mathrm{Y} \\ 2 / 6 \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { LDA } \\ \text { A,L(DIR) } \mathrm{Y} \\ 2 / 8 \\ \hline \end{array}$ | $\begin{gathered} \substack{\mathrm{ADDA}, \mathrm{DR} \\ 2 / 3} \end{gathered}$ | $\begin{gathered} \hline \text { LDA } \\ \substack{\text { D,DR, } \\ 2 / 4} \end{gathered}$ | $\begin{gathered} \hline \text { LDA } \\ \mathrm{A}, \mathrm{ABL} \\ 4 / 4 \end{gathered}$ | $\begin{gathered} \mathrm{LDA} \\ \mathrm{~A}, \mathrm{ABL}, \mathrm{X} \\ 4 / 5 \end{gathered}$ | $\begin{gathered} \text { LDA } \\ \underset{A}{\mathrm{~A}, \mathrm{ABS}} \end{gathered}$ | $\underset{\substack{\mathrm{A}, \mathrm{ABS}, \mathrm{X} \\ \mathrm{LDA}}}{ }$ |
| 0010 | 2 | $\begin{aligned} & \text { BRA } \\ & \text { REL } \\ & 2 / 5 \end{aligned}$ | PAGE2-A | $\begin{aligned} & \text { CPX } \\ & \text { DRR } \\ & 2 / 3 \end{aligned}$ | $\begin{aligned} & \text { ANDB } \\ & \text { A,IMM } \\ & 2 / 1 \end{aligned}$ | $\begin{gathered} \hline \text { NEG } \\ A \\ 1 / 1 \end{gathered}$ | $\begin{aligned} & \text { SEM } \\ & \text { IMP } \\ & 1 / 3 \end{aligned}$ | $\begin{gathered} \text { ADD } \\ \text { A,IMM } \\ 2(3) / 1 \end{gathered}$ | $\begin{gathered} \hline \text { LDXB } \\ \text { IMM } \\ 2 / 1 \end{gathered}$ | $\begin{gathered} \text { LDAB } \\ \text { A,IMM } \\ 2 / 1 \end{gathered}$ | $\begin{gathered} \text { ADDB } \\ \text { A,IMM } \\ 2 / 1 \\ \hline \end{gathered}$ | $\begin{aligned} & \hline A D D \\ & A D / R \\ & 2 / 3 \end{aligned}$ | $\underset{\substack{A, D / R, X \\ A, 4}}{A D D}$ | $\begin{aligned} & \text { LDAD } \\ & \text { E,IMM } \\ & 5 / 3 \end{aligned}$ | $\begin{aligned} & \text { ADDD } \\ & \text { E,IMM } \\ & 5 / 3 \end{aligned}$ | $\begin{gathered} \text { ADD } \\ \text { A,ABS } \\ 3 / 3 \end{gathered}$ | $\underset{\substack{A, A B S, X}}{A D D}$ |
| 0011 | 3 | $\begin{aligned} & \text { BMI } \\ & \text { REL } \\ & 2 / 6 \end{aligned}$ | PAGE3-A | $\begin{aligned} & \hline \text { CPY } \\ & \text { DIR } \\ & 2 / 3 \end{aligned}$ | $\begin{aligned} & \text { EORB } \\ & \text { A,IMM } \\ & 2 / 1 \\ & \hline \end{aligned}$ | $\begin{gathered} \hline \text { EXTZ } \\ \text { A } \\ \hline \end{gathered}$ | $\begin{gathered} \text { EXTS } \\ \text { A } \\ 1 / 1 \end{gathered}$ | $\begin{gathered} \text { SUB } \\ \text { A,IMM } \\ 2(3) / 1 \end{gathered}$ | $\begin{gathered} \text { LDYB } \\ \text { IMM } \\ 2 / 1 \end{gathered}$ | $\begin{gathered} \hline \text { CMPB } \\ \text { A,IMM } \\ 2 / 1 \end{gathered}$ | $\begin{aligned} & \text { SUBB } \\ & \text { A,IMM } \\ & 2 / 1 \end{aligned}$ | $\begin{gathered} \hline \text { SUB } \\ \text { AUD/R } \\ \hline 2 / 3 \end{gathered}$ | $\begin{gathered} \hline \text { SUB } \\ \text { A,DIR,X } \\ 2 / 4 \end{gathered}$ | $\begin{aligned} & \text { CMPD } \\ & \text { E,IMM } \\ & 5 / 3 \end{aligned}$ | $\begin{aligned} & \text { SUBD } \\ & \text { E,IMM } \\ & 5 / 3 \end{aligned}$ | $\begin{gathered} \text { SUB } \\ \text { A,ABS } \\ 3 / 3 \end{gathered}$ | $\underset{\substack{\mathrm{A}, \mathrm{ABS}, \mathrm{X} \\ 3 / 4}}{ }$ |
| 0100 | 4 | $\begin{aligned} & \text { BGTU } \\ & \text { REL } \\ & \text { 2/6 } \\ & \hline \end{aligned}$ | PAGE4 | $\begin{array}{\|c\|} \hline \text { BBSB } \\ \text { DIR,b,REL } \\ 4 / 8 \\ \hline \end{array}$ | $\begin{gathered} \text { LSR } \\ A \\ 1 / 1 \end{gathered}$ | $\begin{gathered} \hline \text { CLRB } \\ A \\ 1 / 1 \end{gathered}$ | $\begin{gathered} \text { CLM } \\ \text { IMP } \\ 1 / 3 \end{gathered}$ | $\begin{gathered} \hline \text { CMP } \\ \text { A,IMM } \\ 2(3) / 1 \end{gathered}$ | $\begin{array}{\|c\|} \hline \mathrm{BBSB} \\ \mathrm{ABS}, \mathrm{~b}, \mathrm{REL} \\ 5 / 8 \end{array}$ | MOVMB DIR/DIR 3/6 |  | $\begin{gathered} \hline \text { CMP } \\ \text { A,DIR } \\ 2 / 3 \end{gathered}$ | $\underset{\substack{\mathrm{CMP}, \mathrm{DR}, \mathrm{X} \\ 2 / 4}}{\substack{\text { an }}}$ | MOVMB DIR/ABS 4/6 | $\left\lvert\, \begin{array}{\|c\|} \hline \text { MOVMB } \\ \text { DIR/ABS }, \mathrm{X} \\ 4 / 7 \end{array}\right.$ $4 / 7$ | $\begin{gathered} \mathrm{CMP} \\ \mathrm{~A}, \mathrm{ABS} \\ 3 / 3 \\ \hline \end{gathered}$ | $\underset{\substack{\mathrm{A}, \mathrm{ABS}, \mathrm{X} \\ \mathrm{CMP}}}{\text { and }}$ |
| 0101 | 5 | $\begin{aligned} & \text { BVC } \\ & \text { REL } \\ & 266 \\ & \hline \end{aligned}$ | PAGE5 | BBCB <br> DIR,b,REL <br> $4 / 8$ | $\begin{gathered} \hline \text { ROR } \\ \text { A } \\ 1 / 1 \end{gathered}$ | $\begin{gathered} \hline \text { CLR } \\ A \\ 1 / 1 \end{gathered}$ | $\begin{aligned} & \hline \mathrm{XAB} \\ & \mathrm{IMP} \\ & 1 / 2 \end{aligned}$ | $\begin{aligned} & \hline \text { ORA } \\ & \text { A,IMM } \\ & 2(3) / 1 \\ & \hline \end{aligned}$ | $\begin{array}{\|c\|} \hline \mathrm{BBCB} \\ \mathrm{ABS}, \mathrm{~b}, \mathrm{REL} \\ 5 / 8 \end{array}$ | MOVM DIR/DIR 3/6 |  | $\begin{gathered} \hline \text { ORA } \\ \text { A,DRIR } \\ 2 / 3 \end{gathered}$ | $\underset{\substack{\text { ORA } \\ \text { ARIR, } \\ 2 / 4}}{ }$ | MOVM DIR/ABS 4/6 | $\begin{array}{\|c\|} \hline \text { MOVM } \\ \hline \text { DIR/ABS }, \mathrm{X} \\ \hline 4 / 7 \end{array}$ | $\begin{gathered} \mathrm{ORA} \\ \mathrm{~A}, \mathrm{ABS} \\ 3 / 3 \\ \hline \end{gathered}$ | $\begin{gathered} \text { ORA } \\ \mathrm{A}, \mathrm{ABS}, \mathrm{X} \\ 3 / 4 \end{gathered}$ |
| 0110 | 6 | $\begin{aligned} & \hline \text { BLEU } \\ & \text { REL } \\ & 2 / 6 \\ & \hline \end{aligned}$ | PAGE6 | CBEQB <br> DIRIMM,REL <br> $4 / 8$ | ORAB A,IMM A, IMM | $\begin{gathered} \hline \text { ASR } \\ \text { A } \\ 1 / 1 \end{gathered}$ | $\begin{aligned} & \hline \text { CLV } \\ & \text { IMP } \\ & 1 / 1 \end{aligned}$ | $\begin{gathered} \text { AND } \\ \begin{array}{c} \text { A,IMM } \\ 2(3) / 1 \end{array} \end{gathered}$ | PUL STK 2/Note 2 | $\begin{gathered} \mathrm{MOVMB} \\ \mathrm{ABS} / \mathrm{DIR} \\ 4 / 5 \end{gathered}$ | MOVMB <br> ABS/DIR, <br> $4 / 6$ | $\begin{aligned} & \hline \text { AND } \\ & \text { ADIR } \\ & 2 / 3 \end{aligned}$ | $\underset{\substack{\text { A,DRIR,X }}}{\mathrm{AND}}$ |  <br>  |  | $\begin{gathered} \text { AND } \\ \text { A,ABS } \\ 3 / 3 \end{gathered}$ | $\underset{\substack{\mathrm{A}, \mathrm{ABS}, \mathrm{X} \\ 3 / 4}}{\substack{\text { and }}}$ |
| 0111 | 7 | $\begin{aligned} & \text { BVS } \\ & \text { REL } \\ & 2 / 6 \end{aligned}$ | PAGE7 | CBNEB <br> DIR/MM,REL <br> $4 / 8$ |  | $\begin{gathered} \text { NOP } \\ \text { IMP } \\ 1 / 1 \end{gathered}$ |  | $\begin{aligned} & \hline \text { EOR } \\ & \text { A,IMM } \\ & 2(3) / 1 \\ & \hline \end{aligned}$ |  | $\begin{gathered} \text { MOVM } \\ \text { ABS/DIR } \\ 4 / 5 \end{gathered}$ | $\begin{array}{\|c\|} \hline \mathrm{MOVM} \\ \mathrm{ABS} / D \mathrm{DIR}, \mathrm{X} \\ 4 / 6 \end{array}$ | $\begin{gathered} \mathrm{EORR} \\ \mathrm{~A}, \mathrm{D} / \mathrm{R} \\ 2 / 3 \end{gathered}$ | $\underset{\substack{\mathrm{E}, \mathrm{DIR}, \mathrm{X} \\ 2 / 4}}{\mathrm{EOR}}$ | $\begin{gathered} \hline \text { MOVM } \\ \text { ABS/ABS } \\ 5 / 5 \\ \hline \end{gathered}$ |  | $\begin{gathered} \mathrm{EOR} \\ \mathrm{~A}, \mathrm{ABS} \\ 3 / 3 \end{gathered}$ | $\underset{\substack{\mathrm{A}, \mathrm{ABS}, \mathrm{X} \\ 3 / 4}}{ }$ |
| 1000 | 8 | $\begin{aligned} & \hline \text { BGT } \\ & \text { REL } \\ & 2 / 6 \end{aligned}$ | PAGEO-B | $\begin{aligned} & \hline \text { INC } \\ & \text { DIR } \\ & 2 / 6 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { PHD } \\ & \text { STK } \\ & 1 / 4 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { RTS } \\ & \text { IMP } \\ & 1 / 7 \end{aligned}$ | $\begin{aligned} & \text { PHA } \\ & \text { STK } \\ & 1 / 4 \end{aligned}$ | MOVM DIR/IMM 3(4)/5 | $\begin{gathered} \text { INC } \\ \text { ABS } \\ 3 / 6 \end{gathered}$ | $\begin{aligned} & \text { LDAD } \\ & \mathrm{E},(\mathrm{DRR}), \mathrm{Y} \\ & 2 / 9 \end{aligned}$ | $\begin{array}{\|c\|} \hline \mathrm{EDAD} \\ \mathrm{E}, \mathrm{~L}(\mathrm{DIR}), \mathrm{Y} \\ 2 / 11 \\ \hline \end{array}$ | $\begin{aligned} & \text { LDAD } \\ & \text { E,DIR } \\ & 2 / 6 \end{aligned}$ | $\underset{\substack{\mathrm{E}, \mathrm{DRAD}, \mathrm{X} \\ 277}}{\mathrm{LDAD}}$ | $\begin{aligned} & \text { LDAD } \\ & \text { E,ABL } \\ & 4 / 7 \end{aligned}$ | $\begin{gathered} \text { LDAD } \\ \text { E,ABL,X } \\ 4 / 8 \end{gathered}$ | $\begin{aligned} & \text { LDAD } \\ & \text { E,ABS } \\ & 3 / 6 \end{aligned}$ | $\begin{gathered} \text { LDAD } \\ \text { E,ABS, } \\ 3 / 7 \end{gathered}$ |
| 1001 | 9 | $\begin{aligned} & \text { BCC } \\ & \text { REL } \\ & 2 / 6 \end{aligned}$ | PAGE1-B | $\begin{aligned} & \hline \mathrm{DEC} \\ & \mathrm{DIR} \\ & 2 / 6 \end{aligned}$ | $\begin{aligned} & \text { PLD } \\ & \text { STK } \\ & 1 / 5 \end{aligned}$ | $\begin{aligned} & \text { RTL } \\ & \text { IMP } \\ & 1 / 10 \end{aligned}$ | $\begin{aligned} & \text { PLA } \\ & \text { STK } \\ & 1 / 4 \end{aligned}$ | $\begin{gathered} \mathrm{MOVM} \\ \mathrm{ABS} / \mathrm{MM} \\ 4(5) / 4 \end{gathered}$ | $\begin{gathered} \hline \text { DEC } \\ \text { ABS } \\ 3 / 6 \end{gathered}$ | $\begin{gathered} \text { CLP } \\ \text { IMM } \\ 2 / 4 \end{gathered}$ | $\begin{aligned} & \text { SEP } \\ & \text { IMM } \\ & 2 / 3 \end{aligned}$ | $\begin{aligned} & \text { ADDD } \\ & \text { E,DIR } \\ & 2 / 6 \end{aligned}$ | $\begin{aligned} & \text { ADDD } \\ & \text { E,DIR,X } 2 / 7 \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { ABS } \\ & 3 / 4 \end{aligned}$ | $\begin{gathered} \text { JSR } \\ \text { ABS } \\ 3 / 6 \end{gathered}$ | $\begin{aligned} & \mathrm{ADDD} \\ & \mathrm{E}, \mathrm{ABS} \\ & 3 / 6 \end{aligned}$ | $\begin{aligned} & \text { ADDD } \\ & \text { E,ABS, } \\ & 3 / 7 \end{aligned}$ |
| 1010 | A | $\begin{aligned} & \hline \text { BLE } \\ & \text { REL } \\ & 2 / 6 \\ & \hline \end{aligned}$ | PAGE2-B | CBEQB <br> A/MM,REL <br> $3 / 6$ | $\begin{gathered} \text { INC } \\ \text { A } \\ 1 / 1 \end{gathered}$ | $\begin{aligned} & \text { TXA } \\ & \text { IMP } \\ & 1 / 1 \end{aligned}$ | $\begin{gathered} \hline \text { PHP } \\ \text { STK } \\ 1 / 4 \end{gathered}$ | $\underset{\substack{\text { CBEQ } \\ \text { A/MM,REL } \\ \text { 3(4)/6 }}}{ }$ | $\begin{gathered} \text { BRAL } \\ \text { REL } \\ 3 / 5 \end{gathered}$ | $\begin{gathered} \text { PSH } \\ \text { STK } \\ \text { 2/Note } 4 \end{gathered}$ | MOVMB $\underset{3 / 5}{\text { DIR/MM }}$ /5 | $\begin{gathered} \text { SUBD } \\ \text { E,DIR } \\ 2 / 6 \end{gathered}$ | $\begin{aligned} & \hline \text { SUBD } \\ & \text { E,DIR,X } 2 / 7 \end{aligned}$ | $\begin{gathered} \hline \text { JMPL } \\ \text { ABL } \\ 4 / 5 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { JSRL } \\ \text { ABL } \\ 4 / 7 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { SUBD } \\ \mathrm{E}, \mathrm{ABS} \\ 3 / 6 \\ \hline \end{gathered}$ | $\begin{gathered} \text { SUBD } \\ \text { E,ABS,X } \\ 3 / 7 \end{gathered}$ |
| 1011 | B | $\begin{aligned} & \mathrm{BCS} \\ & \mathrm{REL} \\ & 2 / 6 \\ & \hline \end{aligned}$ | PAGE3-B | CBNEB A/IMM,REL $3 / 6$ | $\begin{gathered} \text { DEC } \\ \text { A } \\ 1 / 1 \end{gathered}$ | $\begin{aligned} & \hline \text { TYA } \\ & \text { IMP } \\ & 1 / 1 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { PLP } \\ & \text { STK } \\ & 1 / 5 \end{aligned}$ | $\begin{array}{\|c\|} \hline \text { CBNE } \\ \text { A/IMM,REL } \\ 3(4) / 6 \\ \hline \end{array}$ |  |  | $\begin{gathered} \hline \text { MOVMB } \\ \text { ABS/IMM } \\ 4 / 4 \\ \hline \end{gathered}$ | $\begin{aligned} & \hline \text { CMPD } \\ & \text { E,DIR } \\ & 2 / 6 \end{aligned}$ | $\begin{gathered} \hline \text { CMPD } \\ \text { E,DIR,X } \\ 2 / 7 \end{gathered}$ | $\begin{gathered} \hline \mathrm{JMP} \\ (\mathrm{ABS}, \mathrm{X}) \\ 3 / 7 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { JSR } \\ (\mathrm{ABS}, \mathrm{X}) \\ 3 / 8 \\ \hline \end{gathered}$ | CMPD <br> E,ABS <br> 3/6 | $\begin{gathered} \text { CMPD } \\ \text { E,ABS,X } \\ 3 / 7 \end{gathered}$ |
| 1100 | C | $\begin{aligned} & \hline \text { BGE } \\ & \text { REL } \\ & 2 / 6 \\ & \hline \end{aligned}$ | PAGE8 | $\begin{gathered} \hline \text { CLRMB } \\ \text { DIR } \\ 2 / 5 \\ \hline \end{gathered}$ | $\begin{gathered} \text { INX } \\ \text { IMP } \\ 1 / 1 \end{gathered}$ | $\begin{gathered} \hline \text { TAX } \\ \text { IMP } \\ 1 / 1 \\ \hline \end{gathered}$ | $\begin{aligned} & \hline \text { PHX } \\ & \text { STK } \\ & 1 / 4 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { LDX } \\ & \text { LMM } \\ & 2(3) / 1 \\ & \hline \end{aligned}$ | $\begin{gathered} \text { CLRMB } \\ \text { ABS } \\ 3 / 5 \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { STAB }(\mathrm{DAR}), \mathrm{Y} \\ 2 / 7 \end{array}$ | $\begin{array}{\|c\|} \hline \text { STAB } \\ \text { A,L(DIR), } \mathrm{Y} \\ 2 / 9 \end{array}$ | $\begin{gathered} \hline \text { STAB } \\ \text { A,DIR } \\ 2 / 4 \end{gathered}$ | $\begin{gathered} \hline \text { STAB } \\ \text { A,DIR,X } \\ 2 / 5 \end{gathered}$ | $\begin{aligned} & \text { STAB } \\ & \text { A,ABL } \\ & 4 / 5 \end{aligned}$ | $\begin{gathered} \text { STAB } \\ \text { A,ABL,X } \\ 4 / 6 \end{gathered}$ | $\begin{aligned} & \text { STAB } \\ & \text { A,ABS } \\ & 3 / 4 \end{aligned}$ | $\begin{gathered} \text { STAB } \\ \text { A,ABS, } \mathrm{X} \\ 3 / 5 \end{gathered}$ |
| 1101 | D | $\begin{aligned} & \text { BNE } \\ & \text { REL } \\ & 2 / 6 \end{aligned}$ | PAGE9 | $\begin{gathered} \hline \text { CLRM } \\ \text { DIR } \\ 2 / 5 \end{gathered}$ | $\begin{gathered} \text { INY } \\ \text { IMP } \\ 1 / 1 \end{gathered}$ | $\begin{aligned} & \text { TAY } \\ & \text { IMP } \\ & 1 / 2 \end{aligned}$ | $\begin{aligned} & \hline \text { PLX } \\ & \text { STK } \\ & 1 / 4 \end{aligned}$ | $\begin{aligned} & \text { LDY } \\ & \text { LMM } \\ & 2(3) / 1 \end{aligned}$ | $\begin{gathered} \hline \text { CLRM } \\ \text { ABS } \\ 3 / 5 \end{gathered}$ | $\begin{gathered} \text { STA } \\ \text { A, (DIR }), \mathrm{Y} \\ 2 / 7 \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { STA } \\ \text { A,L(DIR), Y } \\ 2 / 9 \end{array}$ | $\begin{gathered} \hline \text { STA } \\ \text { ADIR } \\ 2 / 4 \end{gathered}$ | $\underset{\substack{\text { A,DTA }, \mathrm{DTR}, \mathrm{X} \\ 2 / 5}}{\mathrm{STA}}$ | $\begin{gathered} \text { STA } \\ \text { A,ABL } \\ 4 / 5 \end{gathered}$ | $\begin{gathered} \text { A.ABL } \\ \text { S/, X } \\ \hline / 6 \end{gathered}$ | $\begin{gathered} \text { STA } \\ \text { A,ABS } \\ 3 / 4 \end{gathered}$ | $\underset{\substack{\text { A,ABS, } \\ 3 / 5}}{\text { STA }}$ |
| 1110 | E | $\begin{aligned} & \text { BLT } \\ & \text { REL } \\ & 2 / 6 \end{aligned}$ | $\begin{aligned} & \text { ABS } \\ & \text { A } \\ & 1 / 3 \end{aligned}$ | $\begin{aligned} & \text { STX } \\ & \text { DIR } \\ & 2 / 4 \end{aligned}$ | $\begin{aligned} & \text { DEX } \\ & \text { IMP } \\ & 1 / 1 \end{aligned}$ | $\begin{aligned} & \text { CLRX } \\ & \text { IMP } \\ & 1 / 1 \end{aligned}$ | $\begin{aligned} & \text { PHY } \\ & \text { STK } \\ & 1 / 4 \end{aligned}$ | $\begin{aligned} & \hline \text { CPX } \\ & \text { IMM } \\ & 2(3) / 1 \end{aligned}$ | $\begin{gathered} \hline \text { STX } \\ \text { ABS } \\ 3 / 4 \end{gathered}$ | $\begin{gathered} \hline \text { STAD } \\ \mathrm{E},(\mathrm{DR}), \mathrm{Y} \\ 2 / 9 \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { STAD } \\ \text { E,L(DIR }), \mathrm{Y} \\ 2 / 11 \\ \hline \end{array}$ | $\begin{aligned} & \hline \text { STAD } \\ & \text { E,D/R } \\ & \hline 2 / 6 \end{aligned}$ | $\begin{aligned} & \text { STAD } \\ & \text { E,DIR,X } 2 / 7 \end{aligned}$ | $\begin{aligned} & \text { STAD } \\ & \text { E,ABL } \\ & 4 / 7 \end{aligned}$ | $\begin{gathered} \hline \text { STAD } \\ \text { E,ABL,X } \\ 4 / 8 \end{gathered}$ | $\begin{aligned} & \text { STAD } \\ & \text { E,ABS } \\ & 3 / 6 \end{aligned}$ | $\begin{gathered} \hline \text { STAD } \\ \text { E,ABS, }, \text { B/7 } \end{gathered}$ |
| 1111 | F | $\begin{aligned} & \text { BEQ } \\ & \text { REL } \\ & 2 / 6 \end{aligned}$ | $\begin{aligned} & \text { RTI } \\ & \text { IMP } \\ & 1 / 12 \end{aligned}$ | $\begin{aligned} & \text { STY } \\ & \text { DIR } \\ & 2 / 4 \end{aligned}$ | $\begin{gathered} \hline \text { DEY } \\ \text { IMP } \\ 1 / 1 \end{gathered}$ | $\begin{aligned} & \hline \text { CLRY } \\ & \text { IMP } \\ & 1 / 1 \end{aligned}$ | $\begin{aligned} & \text { PLY } \\ & \text { STK } \\ & 1 / 4 \end{aligned}$ | $\begin{gathered} \hline \text { CPY } \\ \text { IMM } \\ 2(3) / 1 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { STY } \\ \text { ABS } \\ 3 / 4 \end{gathered}$ | $<$ |  |  |  |  |  |  | $>$ |

Instruction code table 1-A (PAGE 1-A)

| $\underset{\substack{\text { D7-D4 } \\ \text { Hexadecimad } \\ \text { notation }}}{\mathrm{D}_{3}-\mathrm{D} 0}$ |  | 0000 | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1000 | 1001 | 1010 | 1011 | 1100 | 1101 | 1110 | 1111 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| 0000 | 0 | $\begin{gathered} \text { LDAB } \\ \text { A, (D/R) } \\ 3 / 6 \end{gathered}$ | $\begin{gathered} \text { LDAB } \\ \text { A,(DIR,X) } \\ 3 / 7 \end{gathered}$ | $\begin{gathered} \text { LDAB } \\ \text { A, L(DIR) } \\ 3 / 8 \end{gathered}$ | $\begin{gathered} \text { LDAB } \\ \text { A,SR } \\ 3 / 5 \end{gathered}$ | $\begin{gathered} \mathrm{LDAB} \\ \mathrm{~A},(\mathrm{SR}), \mathrm{Y} \\ 3 / 8 \end{gathered}$ |  | $\begin{gathered} \text { LDAB } \\ \text { A,ABS,Y } \\ 4 / 5 \end{gathered}$ |  |  |  |  |  |  |  |  |  |
| 0001 | 1 | $\begin{gathered} \hline \text { LDA } \\ \text { A,(DIR) } \\ 3 / 6 \end{gathered}$ | $\begin{gathered} \mathrm{LDAA} \\ \mathrm{~A},(\mathrm{DRR}, \mathrm{x}) \\ 3 / 7 \end{gathered}$ | $\begin{gathered} \text { LDA } \\ \text { A,L(DIR) } \\ 3 / 8 \end{gathered}$ | $\begin{gathered} \hline \text { LDA } \\ \mathrm{A}, \mathrm{SR} \\ 3 / 5 \end{gathered}$ | $\begin{gathered} \text { LDA } \\ \text { A,(SR),Y } \\ 3 / 8 \end{gathered}$ |  | $\begin{gathered} \text { LDA } \\ \text { A,ABS,Y } \\ 4 / 5 \end{gathered}$ |  |  |  |  |  |  |  |  |  |
| 0010 | 2 | $\begin{gathered} \text { ADD } \\ \begin{array}{c} \text { A,(DIR) } \\ 3 / 6 \end{array} \end{gathered}$ |  | $\underset{\substack{\mathrm{ADD} \\ \mathrm{~A}, \mathrm{LDIR}) \\ \hline}}{ }$ | $\begin{gathered} \text { ADD } \\ \text { A,SR } \\ 3 / 5 \end{gathered}$ | $\begin{gathered} \mathrm{ADD} \\ \mathrm{~A},(\mathrm{SR}), \mathrm{Y} \\ 3 / 8 \end{gathered}$ |  | $\underset{A, A D B, Y}{A, A_{4}}$ |  | $\begin{gathered} \mathrm{ADD} \\ \mathrm{~A},(\mathrm{DIR}), \mathrm{Y} \\ 3 / 7 \end{gathered}$ | $\underset{\substack{\text { ADD } \\ \hline, L(D / R), Y \\ 3 / 9}}{ }$ |  |  | $\begin{gathered} \hline \text { ADD } \\ \text { A,ABL } \\ 5 / 5 \\ \hline \end{gathered}$ | $\underset{\substack{A, A B L, X}}{\mathrm{ADD}}$ |  |  |
| 0011 | 3 | $\begin{gathered} \hline \text { SUB } \\ \text { A,(DIR) } \\ 3 / 6 \end{gathered}$ | $\begin{gathered} \text { SUB } \\ \text { A, (DIR, } \mathrm{X}) \\ 3 / 7 \end{gathered}$ | $\begin{gathered} \hline \text { SUB } \\ \text { A,L(DIR) } \\ 3 / 8 \end{gathered}$ | $\begin{gathered} \hline \text { SUB } \\ \text { A,SR } \\ 3 / 5 \end{gathered}$ | $\begin{gathered} \text { SUB } \\ \text { A,(SR), Y } \\ 3 / 8 \end{gathered}$ |  | $\begin{gathered} \hline \text { SUB } \\ \text { A,ABS,Y } \\ 4 / 5 \end{gathered}$ |  | $\begin{gathered} \text { SUB } \\ \text { A, (DIR), } \mathrm{Y} \\ 3 / 7 \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { SUB } \\ \text { A,L(DIR),Y } \\ 3 / 9 \end{array}$ |  |  | $\begin{gathered} \hline \text { SUB } \\ \text { A,ABL } \\ 5 / 5 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { SUB } \\ \text { A,ABL, }, \text { ( } \end{gathered}$ |  |  |
| 0100 | 4 | $\begin{gathered} \text { CMP } \\ \text { A,(DRR) } \\ 3 / 6 \\ \hline \end{gathered}$ | $\begin{array}{\|c} \hline \text { CMP } \\ \text { A,(DIP, X) } \\ 3 / 7 \\ \hline \end{array}$ | $\begin{gathered} \hline \text { CMP } \\ \text { A,L(DIR) } \\ 3 / 8 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { CMP } \\ \text { A,SR } \\ 3 / 5 \\ \hline \end{gathered}$ | $\begin{gathered} \text { CMP } \\ \text { A,(SR),Y } \\ 3 / 8 \end{gathered}$ |  | $\begin{array}{\|c} \hline \text { CMP } \\ \text { A, ABS, } \\ 4 / 5 \end{array}$ |  | $\begin{gathered} \mathrm{CMP} \\ \mathrm{~A},(\mathrm{DIR}), \mathrm{Y} \\ 3 / 7 \end{gathered}$ | $\begin{gathered} \text { CMP } \\ \text { A,L(DIR),Y } \\ 3 / 9 \end{gathered}$ |  |  | $\begin{gathered} \hline \mathrm{CMP} \\ \mathrm{~A}, \mathrm{ABL} \\ 5 / 5 \end{gathered}$ | $\begin{gathered} \text { CMP } \\ \text { A,ABL, } \mathrm{X} \\ 5 / 6 \\ \hline \end{gathered}$ |  |  |
| 0101 | 5 | $\begin{gathered} \text { ORA } \\ \substack{\text { AR(D/R) } \\ 3 / 6 \\ \hline} \end{gathered}$ | $\underset{\substack{\text { ORA } \\ \text { ARPR }(\mathrm{DIR}, \mathrm{X} \\ 3 / 7}}{ }$ | $\underset{\substack{\text { ORA } \\ \text { A,LDIR) } \\ 3 / 8}}{ }$ | $\begin{gathered} \hline \text { ORA } \\ \text { A,SR } \\ 3 / 5 \end{gathered}$ | $\begin{gathered} \mathrm{ORA} \\ \mathrm{~A},(\mathrm{SR}), \mathrm{Y} \\ 3 / 8 \end{gathered}$ |  | $\begin{array}{\|c} \hline \text { ORA } \\ \text { A,ABS, }, \mathrm{Y} \\ 4 / 5 \end{array}$ |  | $\begin{gathered} \text { ORA } \\ \text { A, (DIR) } \mathrm{Y} \\ 3 / 7 \end{gathered}$ | $\underset{\substack{\text { ORA } \\ \text { A, L(DIR }), Y \\ 3 / 9}}{ }$ |  |  | $\begin{gathered} \hline \mathrm{ORA} \\ \mathrm{~A}, \mathrm{ABL} \\ 5 / 5 \end{gathered}$ | $\underset{\substack{\text { ARABA } \\ 5 / 6 \\ \hline}}{\substack{\text { ORA }}}$ |  |  |
| 0110 | 6 | $\begin{gathered} \text { AND } \\ \text { A,(DIR) } \\ 3 / 6 \end{gathered}$ | $\begin{gathered} \mathrm{AND} \\ \mathrm{~A},(\mathrm{DIR}, \mathrm{X}) \\ 3 / 7 \end{gathered}$ | $\underset{\substack{\text { AND },(\mathrm{LDIR}) \\ 3 / 8}}{ }$ | $\begin{gathered} \text { AND } \\ \text { A,SR } \\ 3 / 5 \end{gathered}$ | $\begin{gathered} \text { AND } \\ \text { A,(SR), }, ~ \\ 3 / 8 \end{gathered}$ |  | $\begin{array}{\|c} \mathrm{AND} \\ \mathrm{~A}, \mathrm{ABS}, \mathrm{Y} \\ 4 / 5 \end{array}$ |  | $\begin{gathered} \text { AND } \\ \text { A, (DIR) } \mathrm{Y} \\ 3 / 7 \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { A,L(DIR }), Y \\ 3 / 9 \end{array}$ |  |  | $\begin{gathered} \hline \text { AND } \\ \text { A,ABL } \\ 5 / 5 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { AND } \\ \text { A,ABL, }, \mathrm{X} \\ 5 / 6 \end{gathered}$ |  |  |
| 0111 | 7 | $\underset{\substack{\text { A,(DIR) } \\ \text { EOR } \\ \hline}}{ }$ | $\begin{array}{\|c\|c\|} \hline \text { A, (DIR, } \mathrm{X}) \\ 3 / 7 \end{array}$ | $\underset{\substack{\mathrm{A}, \mathrm{~L}(\mathrm{LDR}) \\ 3 / 8}}{\mathrm{EOR}}$ | $\begin{gathered} \text { EOR } \\ \text { A,SR } \\ 3 / 5 \end{gathered}$ | $\underset{\substack{\mathrm{A},(\mathrm{SR}), Y \\ \mathrm{ER} \\ \hline}}{\mathrm{Y}}$ |  | $\begin{array}{\|c\|} \hline \mathrm{EORR} \\ \mathrm{~A}, \mathrm{ABS,Y}, \mathrm{Y} \\ \hline \end{array}$ |  | $\begin{array}{\|c\|c\|} \hline \text { EOR } \\ A_{( }(\mathrm{DIR}), Y \\ 3 / 7 \end{array}$ | $\begin{array}{\|c\|} \hline \mathrm{EOR} \\ \mathrm{~A}, \mathrm{~L}(\mathrm{DIR}), \mathrm{Y} \\ 3 / 9 \end{array}$ |  |  | $\begin{gathered} \hline \mathrm{EORR} \\ \mathrm{~A}, \mathrm{ABL} \\ 5 / 5 \end{gathered}$ | $\begin{gathered} \text { EOR } \\ \text { A,ABL,X } \\ 5 / 6 \end{gathered}$ |  |  |
| 1000 | 8 | $\begin{gathered} \text { LDAD } \\ \mathrm{E},(\mathrm{DIR}) \\ 3 / 9 \\ \hline \end{gathered}$ | $\begin{aligned} & \hline \text { LDAD } \\ & \text { E,(DIR,X) } 3 / 10 \end{aligned}$ | $\begin{gathered} \mathrm{EDAD} \\ \mathrm{E}, \mathrm{LDPDR}) \\ 3 / 111 \\ \hline \end{gathered}$ | $\begin{gathered} \text { LDAD } \\ \text { E,SR } \\ 3 / 8 \end{gathered}$ | $\begin{gathered} \text { LDAD } \\ \mathrm{E},(\mathrm{SR}), \mathrm{Y} \\ 3 / 11 \end{gathered}$ |  | $\begin{array}{\|c\|} \hline \text { LDAD } \\ \mathrm{E}, \mathrm{ABS}, \mathrm{Y} \\ 4 / 8 \\ \hline \end{array}$ |  |  |  |  |  |  |  |  |  |
| 1001 | 9 | $\begin{aligned} & \hline \mathrm{ADDD} \\ & \mathrm{E},(\mathrm{DIR}) \\ & 3 / 9 \end{aligned}$ | $\begin{gathered} \hline \text { ADDD } \\ \text { E,(DIR,X) } \\ 3 / 10 \end{gathered}$ | $\begin{gathered} \hline \mathrm{ADDD} \\ \mathrm{E}, \mathrm{LDIR}) \\ 3 / 11 \end{gathered}$ | $\begin{gathered} \hline \text { ADDD } \\ \text { E,SR } \\ 3 / 8 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { ADDD } \\ \text { E,(SR), Y } \\ 3 / 11 \end{gathered}$ |  | $\begin{gathered} \hline \text { ADDD } \\ \text { E,ABS,Y } \\ 4 / 8 \end{gathered}$ |  | $\begin{array}{\|c} \hline \text { ADDD } \\ \text { E,(DIR),Y } \\ 3 / 10 \end{array}$ | $\begin{array}{\|c\|} \hline \mathrm{ADDD} \\ \mathrm{E}, \mathrm{~L}(\mathrm{DIR}), \mathrm{Y} \\ 3 / 12 \end{array}$ |  |  | $\begin{aligned} & \text { ADDD } \\ & \mathrm{E}, \mathrm{ABL} \\ & 5 / 8 \end{aligned}$ | $\begin{gathered} \hline \text { ADDD } \\ \mathrm{E}, \mathrm{ABL}, \mathrm{X} \\ 5 / 9 \end{gathered}$ |  |  |
| 1010 | A | $\begin{aligned} & \hline \text { SUBD } \\ & \mathrm{E},(\mathrm{D} / \mathrm{R}) \\ & 3 / 9 \end{aligned}$ | $\begin{aligned} & \hline \text { SUBD } \\ & \text { E,(DIR,X) } \\ & 3 / 10 \end{aligned}$ | $\begin{gathered} \hline \text { SUBD } \\ \mathrm{E}, \mathrm{LDDR}) \\ 3 / 11 \end{gathered}$ | $\begin{gathered} \text { SUBD } \\ \text { E,SR } \\ 3 / 8 \end{gathered}$ | $\begin{gathered} \text { SUBD } \\ \mathrm{E},(\mathrm{SR}), \mathrm{Y} \\ 3 / 111 \end{gathered}$ |  | $\begin{gathered} \hline \text { SUBD } \\ \text { E,ABS,Y } \\ 4 / 8 \end{gathered}$ |  | $\begin{array}{\|c\|c\|} \hline \text { SUBD } \\ \text { E, DR } 1 / 10, Y \end{array}$ | $\begin{array}{c\|} \hline \text { SUBD } \\ \mathrm{E}, \mathrm{~L}(\mathrm{DR}), \mathrm{Y} \\ 3 / 12 \end{array}$ |  |  | $\begin{aligned} & \hline \text { SUBD } \\ & \text { E,ABL } \\ & 5 / 8 \end{aligned}$ | $\begin{gathered} \hline \text { SUBD } \\ \mathrm{E}, \mathrm{ABLL,X} \\ 5 / 9 \end{gathered}$ |  |  |
| 1011 | B | $\begin{gathered} \hline \text { CMPD } \\ \text { E,(DIR) } \\ 3 / 9 \\ \hline \end{gathered}$ | $\begin{gathered} \text { CMPD } \\ \text { E,(DIR,X) } \\ 3 / 10 \end{gathered}$ | $\begin{gathered} \text { CMPD } \\ \text { E,L(DIR) } \\ 3 / 111 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { CMPD } \\ \text { E,SR } \\ 3 / 8 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \mathrm{CMPD} \\ \mathrm{E},(\mathrm{SR}), \mathrm{Y} \\ 3 / 11 \\ \hline \end{gathered}$ |  | $\begin{gathered} \hline \text { CMPD } \\ \text { E,ABS, } \\ 4 / 8 \end{gathered}$ |  | $\begin{gathered} \text { CMPD } \\ \text { E(DIR), Y } \\ 3 / 10 \end{gathered}$ | $\underset{\substack{\text { E,L(DIR), } \\ \hline \text { CMPD } \\ \hline}}{ }$ |  |  | CMPD E,ABL 5/8 | $\begin{gathered} \text { CMPD } \\ \text { E,ABL, } \\ 5 / 9 \end{gathered}$ |  |  |
| 1100 | C | $\begin{gathered} \hline \text { STAB } \\ \text { A,(DIR) } \\ 3 / 7 \end{gathered}$ | $\begin{gathered} \mathrm{STAB} \\ \mathrm{~A},(\mathrm{DIR}, \mathrm{X}) \\ 3 / 8 \end{gathered}$ | $\begin{gathered} \hline \text { STAB } \\ \text { A,L(DIR) } \\ 3 / 9 \end{gathered}$ | $\begin{gathered} \hline \text { STAB } \\ \text { A,SR } \\ 3 / 6 \end{gathered}$ | $\begin{gathered} \hline \text { STAB } \\ \text { A,(SR),Y } \\ 3 / 9 \end{gathered}$ |  | $\begin{gathered} \mathrm{STAB} \\ \mathrm{~A}, \mathrm{ABS}, \mathrm{Y} \\ 4 / 6 \end{gathered}$ |  |  |  |  |  |  |  |  |  |
| 1101 | D | $\underset{\substack{\mathrm{A},(\mathrm{DR}) \\ 3 / 7}}{\text { STA }}$ | $\begin{gathered} \text { STA } \\ \text { A,(DIR,X) } \\ 3 / 8 \end{gathered}$ | $\begin{gathered} \text { STA } \\ \text { A, L(DIR) } \\ 3 / 9 \end{gathered}$ | $\begin{gathered} \hline \text { STA } \\ \text { A,SR } \\ 3 / 6 \end{gathered}$ | $\begin{gathered} \text { STA } \\ \mathrm{A},(\mathrm{SR}), \mathrm{Y} \\ 3 / 9 \end{gathered}$ |  | $\begin{array}{\|c} \hline \text { STA } \\ \text { A,ABS, } \\ 4 / 6 \end{array}$ |  |  |  |  |  |  |  |  |  |
| 1110 | E | $\begin{gathered} \hline \text { STAD } \\ \text { E,(DIR) } \\ 3 / 9 / 9 \end{gathered}$ | $\begin{gathered} \text { STAD } \\ \text { E,(DIR,X) } \\ 3 / 10 \end{gathered}$ | $\begin{gathered} \text { STAD } \\ \text { E,L(DIR) } \\ 3 / 11 \end{gathered}$ | $\begin{gathered} \hline \text { STAD } \\ \text { E,SR } \\ 3 / 8 \end{gathered}$ | $\begin{gathered} \text { STAD } \\ \text { E,(SR),Y } \\ 3 / 11 \end{gathered}$ |  | $\begin{gathered} \text { STAD } \\ \text { E,ABS,Y } \\ 4 / 8 \end{gathered}$ |  |  |  |  |  |  |  |  |  |
| 1111 | F |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## APPENDIX

## Appendix 2. Hexadecimal instruction code tables

Instruction code table 2-A (PAGE 2-A)

|  |  | 0000 | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1000 | 1001 | 1010 | 1011 | 1100 | 1101 | 1110 | 1111 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| 0000 | 0 |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \hline \text { ASL } \\ & \text { DR } \\ & \text { DiR } \end{aligned}$ | $\begin{gathered} \text { ASL } \\ \text { DRI, } \\ 3 / 8 \end{gathered}$ |  |  | $\begin{aligned} & \hline \text { ASL } \\ & \text { ABS } \\ & 47 \\ & \hline \end{aligned}$ | $\begin{gathered} \text { ASL } \\ \text { ABS/X } \\ 4 / 8 \\ \hline \end{gathered}$ |
| 0001 | 1 |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \hline \text { ROL } \\ & \text { DR } \\ & 3 / 7 \end{aligned}$ | $\begin{gathered} \text { ROL } \\ \text { DR, } \\ 3 / 8 \end{gathered}$ |  |  | $\begin{aligned} & \hline \text { ROL } \\ & \text { ABS } \\ & 4 / 7 \end{aligned}$ | $\begin{gathered} \text { ROL } \\ \text { ABS,X} \\ 4 / 8 \end{gathered}$ |
| 0010 | 2 |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \hline \text { LIR } \\ & \text { oir } \\ & \hline 37 \\ & \hline \end{aligned}$ | $\begin{gathered} \substack{\text { LIR } \\ \text { DRP, } \\ 3 / 8} \\ \hline \end{gathered}$ |  |  | $\begin{aligned} & \hline \text { LSR } \\ & \text { ABS } \\ & 47 \\ & \hline \end{aligned}$ | $\begin{gathered} \substack{\text { LSR } \\ \text { AB, } \\ \hline / 8,} \end{gathered}$ |
| 0011 | 3 |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { ROR } \\ & \text { R } \\ & 3 / 7 \\ & \hline \end{aligned}$ | $\begin{gathered} \text { Ror } \\ \text { DiR, } \\ \text { Di, } \end{gathered}$ |  |  | $\begin{aligned} & \text { ROR } \\ & \text { ABS } \\ & 47 \\ & \hline \end{aligned}$ | $\begin{gathered} \text { ROR } \\ \text { ABS, } \\ 4 / 8 \end{gathered}$ |
| 0100 | 4 |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \hline \text { ARR } \\ & \text { DR } \\ & 3 / 7 \end{aligned}$ | $\begin{gathered} \text { ARR } \\ \text { DIR, } \\ 3 / 8 \\ \hline \end{gathered}$ |  |  | $\begin{aligned} & \hline \text { ASR } \\ & \text { ABS } \\ & 47 \\ & \hline \end{aligned}$ | $\begin{gathered} \hline \text { ASR } \\ \text { ABS,X } \\ 4 / 8 \\ \hline \end{gathered}$ |
| 0101 | 5 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0110 | 6 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0111 | 7 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1000 | 8 | $\begin{aligned} & \mathrm{ADC} \\ & \mathrm{~A}, \mathrm{D} \mid \mathrm{D}) \\ & \mathrm{B} / 7 \\ & \hline \end{aligned}$ | $\begin{gathered} \mathrm{ADC} \\ \mathrm{~A},(\mathrm{DDR}, \mathrm{X}) \\ 3 / 8 \\ \hline \end{gathered}$ | $\begin{gathered} \substack{\mathrm{ADC} \\ \mathrm{~A}, \mathrm{LD(R)}) \\ 3,9} \\ \hline \end{gathered}$ | $\begin{gathered} \substack{\text { ADC } \\ \text { A,S } \\ 3 / 6} \end{gathered}$ | $\begin{gathered} \substack{\left.\mathrm{ADC},{ }_{2} \\ \mathrm{~A}, \mathrm{SR}\right), Y \\ 3 / 9} \\ \hline \end{gathered}$ |  | $\begin{array}{c\|c} \substack{A, A B S \\ \hline 4 / S^{\prime}} \\ \hline \end{array}$ |  | $\begin{gathered} \substack{\mathrm{A} D \\ \mathrm{~A},(\mathrm{DR} \\ 3 / 8 \\ \hline} \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { ADC } \\ \text { A, L(DIR }), ~ Y \\ 3 / 10 \end{array}$ | $\begin{gathered} \substack{A D C D \\ A, D / R \\ 3 / 5 \\ \hline} \end{gathered}$ | $\begin{gathered} \mathrm{A}, \mathrm{DC}, \mathrm{~A}_{\substack{\mathrm{DRR} \\ 3 / 6}} \\ \hline \end{gathered}$ |  | $\begin{gathered} \hline A \mathrm{ADC} \\ \mathrm{~A}, \mathrm{ABL}, \mathrm{X} \\ 5 / 7 \\ \hline \end{gathered}$ | $\begin{gathered} \substack{\text { ADB } \\ \hline, A B S \\ 4 / 5} \end{gathered}$ | $\begin{gathered} \mathrm{ADC} \\ \mathrm{~A}, \mathrm{ABS}, \mathrm{X} \\ 4 / 6 \end{gathered}$ |
| 1001 | 9 | $\begin{aligned} & \mathrm{ADCD} \\ & \mathrm{E},(\mathrm{DIR}) \\ & 39 \end{aligned}$ | $\underset{\substack{\mathrm{ADCD},(\mathrm{DR}, \mathrm{X}) \\ 3 / 10}}{\mathrm{E}}$ | $\begin{gathered} \mathrm{ADCD} \\ \mathrm{E}, \mathrm{~L}(\mathrm{DR}) \\ 3 / 111 \\ \hline \end{gathered}$ | $\begin{aligned} & \text { ADCD } \\ & \text { E,SR } \\ & 3 / 8 \end{aligned}$ | $\begin{gathered} \mathrm{ADCD} \\ \mathrm{E},(\mathrm{SR}), \mathrm{Y} \\ 3 / 111 \\ \hline \end{gathered}$ |  | $\begin{array}{c\|c\|} \hline \text { ADCD } \\ \mathrm{E}, \mathrm{ABS}, \mathrm{Y} \\ 4 / 8 \\ \hline \end{array}$ |  | $\begin{gathered} \text { ADCD } \\ \substack{\text { E, }(D R R), Y \\ 3 / 10} \end{gathered}$ | $\begin{array}{\|c\|} \hline \mathrm{ADCD}, \mathrm{LD}(\mathrm{DR}), \mathrm{Y} \\ 3 / 12 \end{array}$ | $\begin{gathered} \mathrm{ADCD} \\ \mathrm{EDIDR} \\ 3 / 7 \\ \hline \end{gathered}$ | $\begin{array}{c\|} \hline \text { ADD } \\ \mathrm{E}, \mathrm{DIR,X}, \mathrm{X} \\ 3 / 8 \\ \hline \end{array}$ | $\begin{aligned} & \hline \text { ADCD } \\ & E, A B L \\ & 5 / 8 \\ & \hline \end{aligned}$ | $\begin{gathered} \mathrm{ADCD} \\ \mathrm{E}, \mathrm{ABL}, \mathrm{X} \\ 5 / 9 \end{gathered}$ | $\begin{aligned} & \hline \mathrm{ADCD} \\ & \mathrm{E}, \mathrm{ABS} \\ & \hline 4 / 7 \\ & \hline \end{aligned}$ | $\begin{gathered} \text { EACD } \\ \mathrm{E}, \mathrm{ABS}, \mathrm{X} \\ 4 / 8 \\ \hline \end{gathered}$ |
| 1010 | A | $\begin{gathered} \hline \mathrm{SBC} \\ \mathrm{~A}, \mathrm{D}(\mathrm{DR}) \\ 3 / 7 \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{SBC} \\ \mathrm{~A},(\mathrm{DR}, \mathrm{DR}) \\ 3 / 8 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \mathrm{SBC} \\ \mathrm{~A}, \mathrm{~L}(\mathrm{DIR}), \\ 3 / 9 \end{gathered}$ | $\begin{aligned} & \substack{\text { ABCB} \\ 3,68} \\ & \hline \end{aligned}$ | $\begin{gathered} \mathrm{SBC}, \mathrm{Y}, \mathrm{SR}) \mathrm{Y} \\ 3 / 9 \\ \hline \end{gathered}$ |  | $\begin{array}{c\|c} \substack{\mathrm{A}, \mathrm{BBS}, \mathrm{Y} \\ 4 / 6} \\ \hline \end{array}$ |  | $\begin{gathered} \substack{\mathrm{ABC} \\ \mathrm{~A}, \mathrm{BR}(\mathrm{DR}), \mathrm{Y} \\ \hline} \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { SBC } \mathrm{L}(\mathrm{DIR}), \mathrm{Y} \\ 3 / 10 \end{array}$ | $\begin{gathered} \mathrm{SBC} \\ \mathrm{ABDR} \\ 3,5 \\ \hline \end{gathered}$ | $\begin{array}{\|c} \hline \mathrm{SBC} \\ \mathrm{~A}, \mathrm{DIR}, \mathrm{X} \\ 3 / 6 \\ \hline \end{array}$ | $\begin{gathered} \substack{\mathrm{ABCABL} \\ 5 / 6 \\ \hline \\ \hline} \\ \hline \end{gathered}$ | $\begin{gathered} \hline \mathrm{SBC} \\ \mathrm{~A}, \mathrm{ABL,X} \\ 5 / 7 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { SBC } \\ \text { A,ABS } \\ 4 / 5 \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{SBCD} \\ \mathrm{~A}, \mathrm{ABS}, \mathrm{X} \\ 4 / 6 \\ \hline \end{gathered}$ |
| 1011 | B | $\begin{gathered} \mathrm{SBCD} \\ \mathrm{E},(\mathrm{DIR}) \\ 3 / 9 \\ \hline \end{gathered}$ | $\substack{\mathrm{SBCD} \\ \mathrm{E},(\mathrm{DIR}, \mathrm{X}) \\ 3 / 10}$ | $\begin{gathered} \mathrm{SBCD} \\ \mathrm{E}, \mathrm{E}(\mathrm{LDR}) \\ (1 / 1) \\ \hline \end{gathered}$ | $\begin{aligned} & \text { SBCD } \\ & \text { E,SR } \\ & 3 / 8 \\ & \hline \end{aligned}$ | $\begin{gathered} \mathrm{sBCD} \\ \mathrm{E}, \mathrm{SRR}, \mathrm{Y} \\ 3 / 11 \end{gathered}$ |  | $\begin{gathered} \mathrm{SBCDD} \\ \mathrm{E}, \mathrm{ABS}, \mathrm{Y} \\ 4 / 8 \\ \hline \end{gathered}$ |  | $\begin{gathered} \mathrm{SBCD} \\ \mathrm{E},(\mathrm{ORR}) \mathrm{Y} \\ (1 / 10) \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \mathrm{SBCD} \\ \mathrm{E}, \mathrm{~L}(\mathrm{DIR}), \mathrm{Y} \\ \hline 1 / 2) \\ \hline \end{array}$ | $\begin{aligned} & \hline \mathrm{SBCD} \\ & \mathrm{EEDIR} \\ & 3 / 7 \\ & \hline \end{aligned}$ | $\begin{gathered} \substack{\operatorname{SBCDD} \\ \mathrm{E}, \mathrm{DIR}, \mathrm{X} \\ 3 / 8} \\ \hline \end{gathered}$ | $\begin{gathered} \text { SBCD } \\ \text { E,ABL } \\ 5 / 8 \\ \hline \end{gathered}$ | $\begin{gathered} \substack{\mathrm{SBCD}, \mathrm{ABL}, \mathrm{X} \\ 5,9} \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{SBCD} \\ & \mathrm{E}, \mathrm{ABS} \\ & 4 / 7 \end{aligned}$ | $\begin{gathered} \mathrm{SBCD} \\ \mathrm{E}, \mathrm{ABS}, \mathrm{x} \\ 4 / 8 \\ \hline \end{gathered}$ |
| 1100 | C | $\begin{array}{\|c\|c\|} \hline \text { MPY } \\ \text { M(1/R) } \\ \text { (Di/1Note } 7 \end{array}$ | $\begin{array}{\|c\|} \hline \mathrm{MPY} \\ \text { (PIR,X) } \\ \text { 3/12/Note 7 } \\ \hline \end{array}$ |  | $\begin{array}{\|c\|} \hline \text { MPY } \\ 3 / 10 \text { Note } 7 \\ \hline \end{array}$ |  |  | $\begin{gathered} \text { MPY } \\ \text { ABS, } \\ 4 / 10 \text { Nole } 7 \\ \hline \end{gathered}$ |  | $\begin{array}{\|c\|} \hline \text { MPY } \\ \text { (DIR), Y } \\ \text { 3/12/Note } 7 \end{array}$ | $\begin{array}{\|c\|} \hline \text { MPY } \\ \text { L(DR), } \\ \text { 3/4/4/Note } 7 \end{array}$ | $\begin{gathered} \text { MPY } \\ \text { MIR } \\ \text { BIRNote } \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { MPY } \\ \text { SIR, } \\ \text { 3/10Note } 7 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { MPY } \\ \text { S/10 } \mathrm{AB} \text { ote } 7 \\ \hline \end{array}$ | $\begin{gathered} \text { MPY } \\ \text { ABL, } \\ 5 \text { ABliNote } 7 \\ \hline \end{gathered}$ | $\begin{gathered} \text { MPY } \\ \text { APS } \\ \text { A9Note } 7 \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { MPY } \\ \text { ABS, } \\ \text { 4/10/Note } 7 \end{array}$ |
| 1101 | D |  | $\begin{array}{\|c\|} \hline \text { MPYS } \\ \text { (DIR,X) } \\ \text { 3/12/Note } 7 \\ \hline \end{array}$ |  | $\begin{array}{\|c\|} \hline \text { MPYS } \\ \text { S/10 Note } 7 \\ \hline \end{array}$ | $\begin{array}{\|c} \hline \text { MPYS } \\ \text { (SR),Y } \\ \text { 3/13/Note } 7 \\ \hline \end{array}$ |  | $\begin{array}{\|c\|} \hline \text { MPYS } \\ \text { ABSNY } \\ 4 / 10 \text { Note } 7 \\ \hline \end{array}$ |  | $\begin{array}{\|c\|} \hline \text { MPYS } \\ \text { (PIR), } \\ \text { 3(12Note } 7 \\ \hline \end{array}$ |  | $\begin{array}{\|c\|} \hline \text { MPYS } \\ \text { DIR } \\ \text { 3/9Note } 7 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { MPYS } \\ \text { MIPR, } \\ \text { 3/10 Note } 7 \\ \hline \end{array}$ | $\begin{gathered} \text { MPSS } \\ \text { S/10 NBote } 7 \\ \hline \end{gathered}$ | $\begin{array}{\|c} \hline \text { MPYS } \\ \text { SABLL. } \\ \text { 5/1/1/Note } 7 \end{array}$ | $\begin{array}{\|c} \hline \text { MPYS } \\ \text { 4PS } \\ 49 \text { Note } 7 \\ \hline \end{array}$ | $\begin{gathered} \text { MPYS } \\ \text { ABS, } \\ \text { A/10/Note } \end{gathered}$ |
| 1110 | E |  | $\begin{gathered} \text { DIV } \\ \text { (DIR,X) } \\ \text { (Di9/ } / \text { Note } 8,9 \end{gathered}$ |  | $\begin{array}{\|c\|} \hline \text { DIV } \\ \text { ST17/ Note } 8.9 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { DIV } \\ \text { (SR), Y } \\ 3 / 20 / \text { Note } 8,9 \end{array}$ |  |  |  |  |  | $\begin{array}{\|c\|} \hline \text { DIV } \\ \text { DIR } \\ 3 / 16 / \text { Note } 8,9 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { DIV } \\ \text { SIR, } \\ \hline \text { DI7/Note } 8.9 \end{array}$ |  |  |  | $\begin{gathered} \text { Div } \\ \text { ABS, } \\ 4 / 17 / \mathrm{Nolit} 8,9 \end{gathered}$ |
| 1111 | F | $\begin{array}{\|c\|c\|c\|c\|c\|} \hline \text { DIVS } \\ \text { (DIR) } \\ 3 / 25 \text { Note } 8,9 \end{array}$ | $\begin{gathered} \text { DIVS } \\ \text { (DIR,X) } \\ 3 / 26 / \text { Note } 8,9 \end{gathered}$ |  | $\begin{array}{\|c\|} \hline \begin{array}{c\|} \hline \text { IIVS } \\ \text { SR/24/Noie }, 9 \\ \hline \end{array} \\ \hline \end{array}$ | DIVS (SR), 3/27/ Note 8.9 |  | $\begin{gathered} \text { DIVS } \\ \text { ABS,Y } \\ 424 / 4 \mathrm{Nole} 8,9 \end{gathered}$ |  | $\begin{gathered} \text { DIVS } \\ \text { (DIR), Y } \\ \text { (D26/Noie } 8,9 \end{gathered}$ | $\begin{array}{\|c} \hline \text { DIVS } \\ \hline \text { L(DR), } \\ 3 / 28 / \text { (Note 8,9 } \end{array}$ |  |  | $\begin{array}{\|c\|c\|} \hline \text { DVES } \\ \text { A/2/4/ Nove } 8.9 \\ \hline \end{array}$ |  |  | $\left\lvert\, \begin{gathered} \text { DIVS } \\ \text { ABS, } \\ \hline \text { AR/2/Note } 8,9 \end{gathered}\right.$ |

Instruction code table 3-A (PAGE 3-A)

|  |  | 0000 | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1000 | 1001 | 1010 | 1011 | 1100 | 1101 | 1110 | 1111 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| 0000 | 0 |  |  | $\begin{gathered} \hline \text { TAD,0 } \\ \text { IMP } \\ 2 / 3 \end{gathered}$ |  |  |  |  |  |  |  | $\begin{gathered} \hline \text { ADDS } \\ \text { IMM } \\ 3 / 2 \end{gathered}$ | $\begin{gathered} \hline \hline \text { SUBS } \\ \text { IMM } \\ 3 / 2 \end{gathered}$ |  |  |  |  |
| 0001 | 1 | $\begin{aligned} & \text { WIT } \\ & \text { MMP } \\ & \text { 2l- } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \mathrm{TAD}, 1 \\ & \text { TMP } \\ & 2 / 3 \\ & \hline \end{aligned}$ |  |  |  |  |  |  |  | $\underset{\substack{\text { ADCIMM } \\ 3 / 3}}{\mathrm{ADCB}}$ | $\underset{\substack{\mathrm{A}, \mathrm{IMM} \\ 3 / 3}}{\mathrm{SBCB}}$ | $\begin{gathered} \mathrm{ADCD} \\ \mathrm{E}, \mathrm{IMM} \\ 6 / 4 \\ \hline \end{gathered}$ | $\begin{gathered} \substack{\begin{subarray}{c}{\text { EIMM } \\ 6 / 4 M} }} \end{gathered}$ |  |  |
| 0010 | 2 |  |  | $\begin{gathered} \mathrm{TAD}, 2 \\ \mathrm{MAP} \\ 2 / 3 \end{gathered}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0011 | 3 | $\begin{aligned} & \text { STP } \\ & \text { IMP } \\ & \text { al } \\ & \hline \end{aligned}$ |  | $\begin{gathered} \mathrm{TAD}, 3 \\ \mathrm{MPP} \\ 2 / 3 \\ \hline \end{gathered}$ |  |  |  |  |  |  |  | $\begin{array}{\|c\|} \hline \text { MOVMB } \\ \text { DiRX,X/MM } \\ \hline 4 / 7 \end{array}$ | $\begin{array}{\|c} \hline \text { MOVMB } \\ \text { ABS,X/MMM } \\ 5 / 6 \\ \hline \end{array}$ |  |  |  |  |
| 0100 | 4 | $\begin{aligned} & \text { PHT } \\ & \text { STK } \\ & 2 / 4 \\ & \hline \end{aligned}$ |  | $\begin{gathered} \hline \text { TDA, } 0 \\ \text { IMP } \\ \text { 2/2/2 } \\ \hline \end{gathered}$ |  |  |  |  | $\begin{gathered} \text { MOVM } \\ \text { DIR,XIMM } \\ 4(5) / 7 \\ \hline \end{gathered}$ |  |  | $\begin{gathered} \text { LDT } \\ \text { IMM } \\ 3 / 4 \\ \hline \end{gathered}$ | $\begin{aligned} & \text { PEI } \\ & \text { STK } \\ & 3 / 7 \end{aligned}$ | $\begin{aligned} & \text { PEA } \\ & \text { STK } \\ & 4 / 5 \end{aligned}$ | $\begin{aligned} & \hline \text { PER } \\ & \text { STK } \\ & 4 / 6 \\ & \hline \end{aligned}$ |  |  |
| 0101 | 5 | $\begin{aligned} & \text { PLT } \\ & \text { STK } \\ & 2 / 6 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \hline \text { TDA, } 1 \\ & \text { IMP } \\ & 2 / 2 \end{aligned}$ |  |  |  |  | $\begin{gathered} \text { MOVM } \\ \text { ABS, XIMM } \\ 5(6) / 6 \end{gathered}$ |  |  |  |  | $\begin{gathered} \hline \text { JMP } \\ (\text { ABS }) \\ 4 / 7 \end{gathered}$ | $\begin{gathered} \hline \text { JMPL } \\ \begin{array}{c} \text { L(ABS) } \\ 4 / 9 \end{array} \end{gathered}$ |  |  |
| 0110 | 6 | $\begin{aligned} & \text { PHG } \\ & \text { STK } \\ & 2 / 4 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \text { TDA,2 } \\ & \text { IM/ } \\ & \text { 2/2/2 } \\ & \hline \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0111 | 7 | $\begin{aligned} & \text { TSD } \\ & \text { IMP } \\ & \text { 2/4 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { TDA }, 3 \\ & \text { MPP } \\ & 2 / 2 \end{aligned}$ | $\begin{aligned} & \text { TDS } \\ & \text { IMP } \\ & 2 / 2 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| 1000 | 8 | $\begin{gathered} \mathrm{NEGD} \\ \mathrm{E} \\ 2 / 4 \\ \hline \end{gathered}$ |  | $\begin{aligned} & \text { TAS } \\ & \text { IMP } \\ & 2 / 2 \\ & \hline \end{aligned}$ |  |  |  |  | $\begin{gathered} \text { ADC } \\ \begin{array}{c} \text { AIMM } \\ 3(4) / 3 \end{array} \end{gathered}$ |  |  |  |  |  |  |  |  |
| 1001 | 9 | $\begin{gathered} \hline \text { ABSD } \\ E \\ 2 / 5 \\ \hline \end{gathered}$ |  | $\begin{gathered} \hline \text { TMA } \\ \text { IMP } \\ \text { 2/2 } \\ \hline \end{gathered}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1010 | A | $\begin{gathered} \text { EXTZD } \\ E \\ 2 / 3 \\ \hline \end{gathered}$ |  |  |  |  |  |  | $\begin{gathered} \mathrm{SBCC} \\ \mathrm{~A}, \mathrm{IMM} \\ 3(4) / 3 \\ \hline \end{gathered}$ |  |  |  |  |  |  |  |  |
| 1011 | B | $\begin{gathered} \text { EXTSD } \\ E \\ 25 \\ \hline \end{gathered}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1100 | C |  |  | $\begin{aligned} & \text { TMY } \\ & \text { IMP } \\ & \text { M/2 } \\ & \hline \end{aligned}$ |  |  |  |  | $\begin{gathered} \text { MPY } \\ \text { M } 4(4) 8 \mathrm{M} \text { Note } 7 \end{gathered}$ |  |  |  |  |  |  |  |  |
| 1101 | D |  |  | $\begin{aligned} & \text { TYX } \\ & \text { IMP } \\ & \text { I2 } \\ & \hline \end{aligned}$ |  |  |  |  | $\begin{gathered} \text { MPYS } \\ \text { P(4) MM } 8 \text { Note } 7 \end{gathered}$ |  |  |  |  |  |  |  |  |
| 1110 | E |  |  | $\begin{aligned} & \text { TTS } \\ & \text { TMP } \\ & \text { IMP } \\ & \hline \end{aligned}$ |  |  |  |  | $\begin{array}{\|c\|} \hline \text { DIV } \\ \text { IMM } \\ 3(4) / 15 / \text { Note } 8,9 \end{array}$ |  |  |  |  |  |  |  |  |
| 1111 | F |  |  | $\begin{aligned} & \text { TMX } \\ & \text { IMP } \\ & 2 / 2 \\ & \hline \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |

Instruction code table 4 (PAGE 4)

|  |  | 0000 | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1000 | 1001 | 1010 | 1011 | 1100 | 1101 | 1110 | 1111 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| 0000 | 0 |  |  |  |  |  | $\begin{gathered} \mathrm{LDX} \\ \mathrm{DIR}_{\mathrm{DR}, \mathrm{Y}} \\ 3,5 \end{gathered}$ | $\begin{gathered} \text { LDX } \\ \text { ABS }, Y \\ 4 / 5 \\ \hline \end{gathered}$ |  |  |  |  |  |  |  |  |  |
| 0001 | 1 |  |  |  |  |  |  |  |  |  |  |  | $\begin{gathered} \hline \text { LDY } \\ \text { DIR,X } \\ 3 / 5 \end{gathered}$ |  |  |  | $\underset{\substack{\text { ABS }, X \\ 4 / 5}}{ }$ |
| 0010 | 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  | CPX ABS $4 / 4$ |  |
| 0011 | 3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  | CPY ABS $4 / 4$ |  |
| 0100 | 4 |  |  |  |  |  |  |  |  |  |  | $\begin{gathered} \hline \text { BBS } \\ \text { DIR,.,REL } \\ 5(6) / 9 \end{gathered}$ |  |  |  | $\begin{array}{\|c\|} \hline \text { BBS } \\ \text { ABS,b,REL } \\ 6(7) / 9 \\ \hline \end{array}$ |  |
| 0101 | 5 |  |  |  |  |  |  |  |  |  |  | $\begin{gathered} \mathrm{BBC} \\ \mathrm{DIR,D,REL} \\ 5(6) / 9 \end{gathered}$ |  |  |  | $\begin{array}{c\|} \hline \mathrm{BBC} \\ \mathrm{ABS}, \mathrm{R}, \mathrm{REL} \\ 6(7), 9 \end{array}$ |  |
| 0110 | 6 |  |  |  |  |  |  |  |  |  |  | $\begin{array}{\|c\|} \hline \text { CBEQ } \\ \text { ORIMM,REL } \\ 5(6) 9 \\ \hline \end{array}$ |  |  |  |  |  |
| 0111 | 7 |  |  |  |  |  |  |  |  |  |  | $\begin{array}{\|c\|c\|} \hline \text { CBNE } \\ \text { DRIMM.REL } \\ 5(6) / 9 \end{array}$ |  |  |  |  |  |
| 1000 | 8 |  |  |  |  |  |  |  |  |  |  |  | $\begin{gathered} \mathrm{INC} \\ \mathrm{DRR}, \mathrm{x} \\ 3 / 8 \\ \hline \end{gathered}$ |  |  |  | $\begin{gathered} \substack{\text { INC } \\ \text { ABS } \\ 4 / 8 \\ \hline} \\ \hline \end{gathered}$ |
| 1001 | 9 |  |  |  |  |  |  |  |  |  |  |  | $\begin{gathered} \text { DEC } \\ \text { Did } \mathrm{X} \\ 3 / 8 \\ \hline \end{gathered}$ |  |  |  | $\begin{gathered} \hline \text { DEC } \\ \text { ABS }, x \\ 4 / 8 \\ \hline \end{gathered}$ |
| 1010 | A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1011 | B |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1100 | C |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1101 | D |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1110 | E |  |  |  |  |  | $\begin{gathered} \hline \text { STX } \\ \text { DIR,Y } \\ 3,6 \\ \hline \end{gathered}$ |  |  |  |  |  |  |  |  |  |  |
| 1111 | F |  |  |  |  |  |  |  |  |  |  |  | $\begin{gathered} \text { STY } \\ \text { DIR,X } \\ 3,6 \\ \hline \end{gathered}$ |  |  |  |  |

Instruction code table 5 (PAGE 5)

| D7-D4 $\underset{\substack{\text { Hexadecima } \\ \text { notation }}}{\text { D3-D0 }}$ |  | 0000 | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1000 | 1001 | 1010 | 1011 | 1100 | 1101 | 1110 | 1111 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| 0000 | 0 |  |  | $\begin{gathered} \hline \hline \begin{array}{c} \text { ADDDB } \\ \text { DIR/MMM } \\ 4 / 7 \end{array} \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { ADDM } \\ \text { DR/RMM } \\ 4(5) / 7 \end{gathered}$ |  |  | $\begin{gathered} \text { ADDMB } \\ \text { ABS/IMM } \\ 5 / 7 \end{gathered}$ | $\begin{gathered} \hline \text { ADDM } \\ \text { ABS/MMM } \\ 5(6) / 7 \end{gathered}$ |  |  |  |  |  |  |  |  |
| 0001 | 1 |  |  | $\begin{gathered} \hline \text { SUBMB } \\ \text { DIR/IMM } \\ 4 / 7 \\ \hline \end{gathered}$ | $\begin{gathered} \text { SUBM } \\ \text { DIR/IMM } \\ 4(5) / 7 \\ \hline \end{gathered}$ |  |  | $\begin{gathered} \text { SUBMB } \\ \text { ABS/IMM } \\ 5 / 7 \end{gathered}$ | $\begin{array}{\|c\|c\|} \hline \text { SUBM } \\ \text { ABS/IMM } \\ \hline \end{array}$ |  |  |  |  |  |  |  |  |
| 0010 | 2 |  |  | $\begin{gathered} \hline \text { CMPMB } \\ \text { DIRIMMM } \\ 4 / 5 \end{gathered}$ | $\begin{gathered} \text { CMPM } \\ \text { DIR/IMM } \\ 4(5) / 5 \end{gathered}$ |  |  | $\begin{gathered} \text { CMPMB } \\ \text { ABS/IMM } \\ 5 / 5 \end{gathered}$ | $\begin{array}{\|c\|c\|c\|} \hline \text { CMPM } \\ \text { ABS/IMM } \\ \hline \end{array}$ |  |  |  |  |  |  |  |  |
| 0011 | 3 |  |  | $\begin{gathered} \hline \text { ORAMB } \\ \text { DIRIMMM } \\ 4 / 7 \\ \hline \end{gathered}$ | $\begin{gathered} \text { ORAM } \\ \text { DR/IMM } \\ 4(5) / 7 \\ \hline \end{gathered}$ |  |  | $\begin{gathered} \hline \text { ORAMB } \\ \text { ABS/IMM } \\ 5 / 7 \\ \hline \end{gathered}$ | $\begin{gathered} \text { ORAM } \\ \text { ABS/IMM } \\ 5(6) / 7 \\ \hline \end{gathered}$ |  |  |  |  |  |  |  |  |
| 0100 | 4 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0101 | 5 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0110 | 6 |  |  | $\begin{gathered} \text { ANDMB } \\ \text { DIR/IMM } \\ 4 / 7 \end{gathered}$ | $\begin{gathered} \text { ANDM } \\ \text { DIR/IM/M } \\ 4(5) / 7 \end{gathered}$ |  |  | $\begin{gathered} \text { ANDMB } \\ \text { ABS//MM } \\ 5 / 7 \\ \hline \end{gathered}$ | $\begin{gathered} \text { ANDM } \\ \text { ABS/IMM } \\ 5(6) / 7 \end{gathered}$ |  |  |  |  |  |  |  |  |
| 0111 | 7 |  |  | EORMB DIR/MM $4 / 7$ | $\begin{gathered} \text { EORM } \\ \text { DIR/MM } \\ 4(5) / 7 \\ \hline \end{gathered}$ |  |  | $\begin{gathered} \hline \text { EORMB } \\ \text { ABS/IMM } \\ 5 / 7 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { EORRM } \\ \text { ABS/IMM } \\ \hline 5(6) / 7 \\ \hline \end{array}$ |  |  |  |  |  |  |  |  |
| 1000 | 8 |  |  |  | $\begin{gathered} \text { ADDD } \\ \text { DRMMM } \\ 7 / 100 \\ \hline \end{gathered}$ |  |  |  | $\begin{array}{\|c} \hline \text { ADDDD } \\ \text { ABS/IMM } \\ \hline 8 / 10 \\ \hline \end{array}$ |  |  |  |  |  |  |  |  |
| 1001 | 9 |  |  |  | $\begin{gathered} \hline \text { SUBMD } \\ \text { DIR/IMM } \\ 7 / 10 \\ \hline \end{gathered}$ |  |  |  | $\begin{gathered} \hline \text { SUBMD } \\ \text { ABS//MM } \\ 8 / 10 \end{gathered}$ |  |  |  |  |  |  |  |  |
| 1010 | A |  |  |  | $\begin{gathered} \hline \text { CMPMD } \\ \text { DIR/MMM } \\ 7 / 7 \end{gathered}$ |  |  |  | $\begin{gathered} \hline \text { CMPMD } \\ \text { ABS/IMM } \\ 8 / 7 \end{gathered}$ |  |  |  |  |  |  |  |  |
| 1011 | B |  |  |  | $\begin{aligned} & \text { ORAMD } \\ & \text { DR/RMM } \\ & 7 / 10 \end{aligned}$ |  |  |  | $\begin{array}{\|c} \hline \text { ORAMD } \\ \text { ABS/MM } \\ 8 / 10 \end{array}$ |  |  |  |  |  |  |  |  |
| 1100 | C |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1101 | D |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1110 | E |  |  |  | $\begin{gathered} \hline \text { ANDDD } \\ \text { DR/R/IMM } \\ 7 / 10 \\ \hline \end{gathered}$ |  |  |  | $\begin{array}{\|c} \hline \text { ANDDD } \\ \text { ABS//1M } \\ \hline \end{array}$ |  |  |  |  |  |  |  |  |
| 1111 | F |  |  |  | $\begin{aligned} & \text { EORMD } \\ & \text { DIRMIMM } \\ & 7 / 100 \end{aligned}$ |  |  |  | $\begin{array}{\|c} \hline \text { EORMD } \\ \text { ABS//MM } \\ 8 / 10 \end{array}$ |  |  |  |  |  |  |  |  |

## APPENDIX

## Appendix 2. Hexadecimal instruction code tables

Instruction code table 6 (PAGE 6)

|  |  | 0000 | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1000 | 1001 | 1010 | 1011 | 1100 | 1101 | 1110 | 1111 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{D}_{7}-\mathrm{D}_{4}$ |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | c | D | E | F |
| 0000 | 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\geqslant$ |
| 0001 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $>$ |
| 0010 | 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $>$ |
| 0011 | 3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $>$ |
| 0100 | 4 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $>$ |
| 0101 | 5 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $>$ |
| 0110 | 6 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $>$ |
| 0111 | 7 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $>$ |
| 1000 | 8 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | - |
| 1001 | 9 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | - |
| 1010 | A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | - |
| 1011 | B |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | - |
| 1100 | C |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1101 | D |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1110 | E |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1111 | F |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Instruction code table 7 (PAGE 7)

|  |  | 0000 | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1000 | 1001 | 1010 | 1011 | 1100 | 1101 | 1110 | 1111 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D7-D4 |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| 0000 | 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\rightarrow$ |
| 0001 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\rightarrow$ |
| 0010 | 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0011 | 3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0100 | 4 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0101 | 5 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0110 | 6 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $>$ |
| 0111 | 7 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\rightarrow$ |
| 1000 | 8 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1001 | 9 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1010 | A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1011 | B |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1100 | C |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1101 | D |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1110 | E |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1111 | F |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Appendix 2. Hexadecimal instruction code tables

Instruction code table 8 (PAGE 8)

|  |  | 0000 | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1000 | 1001 | 1010 | 1011 | 1100 | 1101 | 1110 | 1111 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| 0000 | 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0001 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0010 | 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0011 | 3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0100 | 4 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0101 | 5 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0110 | 6 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0111 | 7 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1000 | 8 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1001 | 9 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1010 | A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1011 | B |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1100 | C |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1101 | D |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1110 | E |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1111 | F |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Instruction code table 9 (PAGE 9)

|  |  | 0000 | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1000 | 1001 | 1010 | 1011 | 1100 | 1101 | 1110 | 1111 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D7-D4 | ation | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| 0000 | 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0001 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0010 | 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0011 | 3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0100 | 4 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0101 | 5 |  |  |  |  |  |  |  | Not |  |  |  |  |  |  |  |  |
| 0110 | 6 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0111 | 7 |  |  |  |  |  |  |  | Not |  |  |  |  |  |  |  |  |
| 1000 | 8 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1001 | 9 |  |  |  |  |  |  |  | Not |  |  |  |  |  |  |  |  |
| 1010 | A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1011 | B |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1100 | C |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1101 | D |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1110 | E |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1111 | F |  |  |  |  |  |  |  | 5 |  |  |  |  |  |  |  |  |

## APPENDIX

## Appendix 2. Hexadecimal instruction code tables

Instruction code table 10 (PAGE 10)

|  | -Do | 0000 | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1000 | 1001 | 1010 | 1011 | 1100 | 1101 | 1110 | 1111 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D7-D4 | notation | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| 0000 | 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0001 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0010 | 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0011 | 3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0100 | 4 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0101 | 5 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0110 | 6 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1000 | 8 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1001 | 9 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1010 | A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1011 | B |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1100 | C |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1101 | D |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1110 | E |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1111 | F |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Instruction code table 0-B (PAGE 0-B)

|  |  | 0000 | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1000 | 1001 | 1010 | 1011 | 1100 | 1101 | 1110 | 1111 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| 0000 | 0 |  |  |  | $\begin{aligned} & \hline \text { ASL } \\ & B \\ & \hline 2 / 2 \\ & \hline \end{aligned}$ |  |  |  |  | $\begin{array}{\|c} \hline \text { LDAB } \\ \text { B, (DR }), \mathrm{Y} \\ 3 / 7 \end{array}$ | $\begin{gathered} \mathrm{LDAB} \\ \mathrm{~B}, \mathrm{~L}(\mathrm{DR}), \mathrm{Y} \\ 3 / 9 \end{gathered}$ | $\begin{gathered} \hline \mathrm{LDAB} \\ \hline \mathrm{BDIR} \\ \hline / 4 \\ \hline \end{gathered}$ | $\overline{\substack{\mathrm{B}, \mathrm{DAR}, \mathrm{X} \\ \hline \mathrm{LDAB}}}$ | $\begin{aligned} & \hline \text { B,ABB } \\ & 5 / 5 \end{aligned}$ | $\begin{gathered} \text { B,ABL,X } \\ \hline \text { LD/6 } \end{gathered}$ | $\begin{aligned} & \hline \text { LDAB } \\ & B, A B S \\ & 4 / 4 \end{aligned}$ | $\begin{gathered} \substack{\mathrm{LDABAB} \\ \mathrm{~B}, \mathrm{ABS}, \mathrm{X} \\ \hline} \\ \hline \end{gathered}$ |
| 0001 | 1 |  |  |  | $\begin{aligned} & \hline \mathrm{ROL} \\ & \mathrm{~B} \\ & 2 / 2 \end{aligned}$ |  |  | $\begin{aligned} & \hline \mathrm{LDA} \\ & \mathrm{BJMM} \\ & 3(4) / 2 \\ & \hline \end{aligned}$ |  | $\begin{array}{\|l\|l\|} \hline \text { B, } \mathrm{LDA}, \mathrm{Y}, \mathrm{Y} \\ 3 / 7 \end{array}$ | $\begin{gathered} \text { LDA } \\ \text { B,L(DIR),Y } \\ 3 / 9 \end{gathered}$ |  | $\overline{\substack{\mathrm{B}, \mathrm{DR}, \mathrm{X}, \mathrm{X}}}$ | $\begin{gathered} \substack{\mathrm{BAAA}, 5 / 5} \end{gathered}$ | $\overline{\substack{\mathrm{B}, \mathrm{ABL}, \mathrm{ABL}, \mathrm{x}}}$ | $\begin{gathered} \hline \mathrm{LDAA} \\ \hline, \mathrm{ABS} \\ 4 / 4 \end{gathered}$ |  |
| 0010 | 2 |  |  |  | $\begin{gathered} \text { ANDB } \\ \text { BIIMM } \\ 3 / 2 \\ \hline \end{gathered}$ | $\begin{gathered} \text { NEG } \\ \text { E } \\ 2 / 2 \\ \hline \end{gathered}$ |  | $\begin{aligned} & \hline \text { ADD } \\ & B, 1 M M \\ & 3(4) / 2 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \text { LDAB } \\ & \substack{\text { BIMMM } \\ 3 / 2 \\ \hline} \end{aligned}$ | $\begin{gathered} \hline \text { ADDB } \\ \text { B,IMM } \\ 3 / 2 \\ \hline \end{gathered}$ | $\begin{gathered} \text { ADD } \\ \substack{\text { B,D/R } \\ 3 / 4} \\ \hline \end{gathered}$ | $\begin{gathered} \substack{\mathrm{ADDD} \\ \mathrm{~B}, \mathrm{DR}, \mathrm{D} \\ 3 / 5} \\ \hline \end{gathered}$ |  |  | $\begin{gathered} \substack{\text { ADD } \\ \text { B,ABS } \\ 4 / 4} \\ \hline \end{gathered}$ | $\underset{\substack{\mathrm{ADD}, \mathrm{ABS,X} \\ 4,5}}{ }$ |
| 0011 | 3 |  |  |  | $\begin{array}{\|c\|c\|c\|c\|c\|c\|c\|c\|c\|} \hline \text { EOIMM } \\ 3 / 2 \end{array}$ | $\begin{gathered} \text { EXTZ } \\ \text { B } \\ 2 / 2 \\ \hline \end{gathered}$ | $\begin{gathered} \text { EXTS } \\ \text { B/2 } \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { SUB } \\ \text { B,IMM } \\ 3(4) / 2 \end{gathered}$ |  | $\begin{aligned} & \hline \text { CMPB } \\ & \substack{\text { BIIMM } \\ 3 / 2} \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|l\|} \hline \text { SUBB } \\ \text { BIMM } \\ 3 / 2 \end{array}$ | $\begin{array}{\|c\|c\|c\|} \hline \text { SUB } \\ 3,1 / 4 \\ \hline \end{array}$ | $\begin{gathered} \substack{\text { SUB } \\ \mathrm{B}, \mathrm{DR}, \mathrm{x} \\ 3 / 5} \\ \hline \end{gathered}$ |  |  | $\begin{array}{\|c} \hline \text { SUB } \\ \substack{\text { B,ABS } \\ 4 / 4} \end{array}$ | $\underset{\substack{\text { SUBB }, \mathrm{ABS}, \mathrm{x} \\ 4 / 5}}{ }$ |
| 0100 | 4 |  |  |  | $\begin{aligned} & \text { LSR } \\ & B \\ & \text { 2/2 } \end{aligned}$ | $\begin{gathered} \hline \text { CLRB } \\ B / 2 \\ \hline \end{gathered}$ |  | $\begin{gathered} \hline \text { C, } \\ \text { B,IMM } \\ 3(4) / 2 \\ \hline \end{gathered}$ |  |  |  | $\begin{gathered} \mathrm{CMP} \\ \mathrm{~B}, \mathrm{DDR} \\ 3 / 4 \end{gathered}$ | $\underset{\substack{\mathrm{CDPR}, \mathrm{DR}, \mathrm{X}}}{\mathrm{CM}}$ |  |  | $\begin{gathered} \hline \text { CMP } \\ \text { B,ABS } \\ \hline 4 / 4 \\ \hline \end{gathered}$ | $\underset{\substack{\text { CMP } \\ B, A B S, X \\ 4 / 5}}{ }$ |
| 0101 | 5 |  |  |  | $\begin{aligned} & \text { ROR } \\ & \text { B/2 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { CR } \\ & \text { B/2 } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \hline \text { ORA } \\ & \text { B,IMM } \\ & 3(4) / 2 \\ & \hline \end{aligned}$ |  |  |  | $\begin{gathered} \text { ORA } \\ \text { B,DIR } \\ 3 / 4 \\ \hline \end{gathered}$ | $\begin{gathered} \text { ORA } \\ \text { B,DR,X } \\ 3 / 5 \end{gathered}$ |  |  | $\begin{gathered} \hline \text { ORA } \\ \text { B,ABS } \\ 4 / 4 \\ \hline \end{gathered}$ | $\begin{gathered} \text { ORA } \\ \mathrm{B}, \mathrm{ABSS}, \mathrm{X} \\ 4 / 5 \end{gathered}$ |
| 0110 | 6 |  |  |  | $\begin{aligned} & \text { ORAB } \\ & \text { B,IMM } \\ & 3 / 2 \end{aligned}$ | $\begin{gathered} \text { ASR } \\ \text { B } \\ 2 / 2 \end{gathered}$ |  | $\begin{aligned} & \text { AND } \\ & \begin{array}{c} \text { BIMM } \\ 3(4) / 2 \end{array} \end{aligned}$ |  |  |  | $\underset{\substack{\text { AND } \\ \text { B.DR } \\ 3 / 4}}{\text { n }}$ | $\underset{\substack{\mathrm{ANDD} \\ \mathrm{~B}, \mathrm{DR}, \mathrm{X}}}{ }$ |  |  | $\begin{gathered} \text { AND } \\ \text { BABS } \\ 4 / 4 \\ \hline \end{gathered}$ | $\underset{\substack{\text { AND }, A B S, X \\ 4 / 5}}{ }$ |
| 0111 | 7 |  |  |  |  |  |  | $\begin{aligned} & \mathrm{EOR} \\ & \text { B,IMM } \\ & 3(4) / 2 \end{aligned}$ |  |  |  | $\underset{\substack{\text { EOR } \\ \text { BolR } \\ 3 / 4}}{\text { En }}$ | $\underset{\substack{\mathrm{E}, \mathrm{ORR}, \mathrm{X}}}{\mathrm{EOR}}$ |  |  |  | $\underset{\substack{\text { B,ABS }, X \\ \text { EOR }}}{ }$ |
| 1000 | 8 |  |  |  |  |  | $\begin{aligned} & \text { PHB } \\ & \text { STK } \\ & 215 \\ & \hline \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |
| 1001 | 9 |  |  |  |  |  | $\begin{aligned} & \text { PLB } \\ & \text { STK } \\ & \hline 15 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |
| 1010 | A |  |  | $\begin{array}{\|c\|} \hline \text { CBEQB } \\ \text { B/MM, REL } \\ 4 / 7 \end{array}$ | $\begin{aligned} & \hline \text { INC } \\ & 8 \\ & 8 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{TMB} \\ & \text { IMP } \\ & 2 \mathrm{PP} 2 \\ & \hline \end{aligned}$ |  | $\begin{array}{\|c} \hline \text { CBEQ } \\ \text { B/IMM, REL } \\ 4(5) / 7 \\ \hline \end{array}$ |  |  |  |  |  |  |  |  |  |
| 1011 | B |  |  | $\begin{array}{\|c\|} \hline \text { CBNEB } \\ \text { B/MM,REL } \\ \hline \end{array}$ | $\begin{aligned} & \hline \text { DEC } \\ & \text { B } \\ & \hline 2 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { TYB } \\ & \text { MMP } \\ & \hline 212 \\ & \hline \end{aligned}$ |  | $\begin{array}{\|c\|} \hline \text { CBNE } \\ \text { B/IMM, REL } \\ 4(5) / 7 \\ \hline \end{array}$ |  |  |  |  |  |  |  |  |  |
| 1100 | C |  |  |  |  |  |  |  |  | $\begin{array}{\|c\|} \hline \text { STAB } \\ \text { B, (DR }), Y \\ 3 / 8 \\ \hline \end{array}$ | $\begin{gathered} \mathrm{STAB} \\ \mathrm{~B}, \mathrm{~L}(\mathrm{DIR}), \mathrm{Y} \\ 3 / 10 \end{gathered}$ | $\begin{gathered} \hline \text { STAB } \\ \text { BT,DIR } \\ 3 / 5 \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{STAB} \\ \substack{\mathrm{~B}, \mathrm{DAR}, \mathrm{X} \\ 3 / 6} \end{gathered}$ | $\begin{gathered} \hline \text { STAB } \\ \text { B,ABL } \\ 5 / 6 \\ \hline \end{gathered}$ | $\begin{gathered} \begin{array}{c} \text { STAB } \\ B, A B L, X \\ 5 \end{array} \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { STAB } \\ \text { B,ABS } \\ 4 / 5 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \mathrm{STAB} \\ \mathrm{~B}, \mathrm{ABS}, \mathrm{X} \\ 4 / 6 \\ \hline \end{gathered}$ |
| 1101 | D |  |  |  |  | $\begin{aligned} & \mathrm{TBY} \\ & \mathrm{TMP} \\ & 2 / 2 \\ & \hline \end{aligned}$ |  |  |  | $\begin{array}{\|c} \substack{\mathrm{STA} \\ \mathrm{~B}, \mathrm{DR}), \mathrm{Y} \\ 3 / 8} \end{array}$ | $\underset{\substack{\mathrm{B}, \mathrm{~L}(\mathrm{I} / \mathrm{A}), \mathrm{Y} \\ 3 / 10}}{\mathrm{STA}}$ | $\begin{gathered} \text { STA } \\ \substack{\text { B,DIR } \\ 3 / 5} \end{gathered}$ | $\underset{\substack{\text { STA } \\ \text { BTR } \\ 3, \mathrm{x}}}{\mathrm{St}}$ | $\begin{gathered} \substack{\text { STA } \\ \text { B,ABL } \\ 5 / 6} \end{gathered}$ | $\begin{gathered} \text { STA } \\ \text { B,ABL,X } \\ 5 / 7 \end{gathered}$ | $\begin{gathered} \text { STA } \\ \text { B,ABS } \\ 4 / 5 \end{gathered}$ | $\underset{\substack{\text { STABS,X } \\ \text { B, } \\ 4 / 6}}{\text { and }}$ |
| 1110 | E |  | $\begin{aligned} & \text { ABS } \\ & 8 / 4 \\ & \hline \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1111 | F |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Instruction code table 1-B (PAGE 1-B)

| $\underset{\text { D7-D4 } 4 \rightarrow}{\substack{\text { Hexadecime } \\ \text { notation }}}$ |  | 0000 | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1000 | 1001 | 1010 | 1011 | 1100 | 1101 | 1110 | 1111 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| 0000 | 0 | $\begin{gathered} \text { LDAB } \\ \begin{array}{c} \text { B, (Dl/ }) \\ 3 / 6 \end{array} \\ \hline \end{gathered}$ |  | $\begin{array}{\|c} \hline \text { LDAB } \\ \text { B,L(LDR) } \\ 38 \end{array}$ | $\begin{aligned} & \text { LDAB } \\ & \text { B.SB } \\ & 3,5 \\ & \hline \end{aligned}$ | $\begin{array}{\|c\|} \hline \mathrm{LDAB} \\ \mathrm{~B},(\mathrm{SR}), \mathrm{Y} \\ 3 / 8 \\ \hline \end{array}$ |  | $\begin{gathered} \hline \mathrm{LDAB} \\ \mathrm{~B}, \mathrm{ABS}, \mathrm{Y} \\ 4 / 5 \\ \hline \end{gathered}$ |  |  |  |  |  |  |  |  |  |
| 0001 | 1 | $\begin{gathered} \substack{\mathrm{B},(\mathrm{DA} / \mathrm{R}) \\ 3 / 6} \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{LDA} \\ \mathrm{~B},(\mathrm{DDR}, \mathrm{X}) \\ 3 / 7 \end{gathered}$ |  | $\begin{aligned} & \hline \text { LDA } \\ & \text { B,SR } \\ & 3 / 5 \\ & \hline \end{aligned}$ | $\begin{array}{\|c} \substack{\mathrm{B},(\mathrm{SR}), \mathrm{Y} \\ 3 / 8} \end{array}$ |  | $\underset{\substack{\mathrm{B}, \mathrm{ADS}, \mathrm{Y} \\ 4 / 5}}{\mathrm{LD}}$ |  |  |  |  |  |  |  |  |  |
| 0010 | 2 | $\begin{gathered} \text { ADD } \\ \substack{\text { B,(DIR) } \\ 3 / 6} \end{gathered}$ | $\begin{gathered} \mathrm{ADD} \\ \mathrm{~B},(\mathrm{DIR}, \mathrm{X}) \\ 3 / 7 \end{gathered}$ | $\begin{array}{\|c\|c\|} \hline \mathrm{ADD}, \mathrm{LDIR}) \\ 3 / 8 \end{array}$ | $\begin{gathered} \hline A D D \\ B, S R \\ 3 / 5 \\ \hline \end{gathered}$ | $\underset{\substack{\text { ADD } \\ \mathrm{B},(\mathrm{SR}), \mathrm{Y} \\ 3 / 8}}{ }$ |  | $\begin{array}{\|c} \substack{\mathrm{ADDD} \\ \mathrm{~B}, \mathrm{ABS}, \mathrm{Y} \\ 4 / 5} \end{array}$ |  | $\begin{array}{c\|} \hline \text { ADD } \\ \text { B,(DIR), } \\ 3 / 7 \\ \hline \end{array}$ | $\begin{gathered} \mathrm{ADD} \\ \mathrm{~B}, \mathrm{~L}(\mathrm{DIR}), \mathrm{Y} \\ 3 / 9 \end{gathered}$ |  |  | $\underset{\substack{\text { B,ABL } \\ 5,5}}{ }$ | $\underset{\substack{\mathrm{A}, \mathrm{ABL}, \mathrm{X} \\ 5 / 6}}{ }$ |  |  |
| 0011 | 3 | $\begin{gathered} \text { SUB } \\ \substack{\mathrm{B},(\mathrm{DIR}) \\ 3 / 6} \end{gathered}$ | $\begin{gathered} \mathrm{SUB} \\ \mathrm{~B},(\mathrm{DIR}, \mathrm{X}) \\ 3 / 7 \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { SUB } \\ B, L(D I R) \\ 3 / 8 \\ \hline \end{array}$ | $\begin{gathered} \hline \text { SUB } \\ \text { B.SB } \\ 3 / 5 \end{gathered}$ | $\underset{\substack{\text { SUB },(\mathrm{SR}), \mathrm{Y} \\ 3 / 8}}{ }$ |  |  |  | $\underset{\substack{\mathrm{SUB},(\mathrm{DIR}), \mathrm{Y} \\ 3 / 7}}{ }$ | $\begin{gathered} \text { SUB } \\ \text { B,L(DIR),Y } \\ 3 / 9 \end{gathered}$ |  |  | $\begin{gathered} \text { SUB } \\ \text { B,ABL } \\ 5 / 5 \end{gathered}$ | $\underset{\substack{\mathrm{B}, \mathrm{ABL}, \mathrm{X} \\ \text { SUB }}}{ }$ |  |  |
| 0100 | 4 | $\begin{gathered} \text { CMP } \\ \text { B,(D/R) } \\ 3 / 6 \\ \hline \end{gathered}$ | $\begin{gathered} \substack{\text { CMP } \\ \text { B,(DR) } \\ 3 / 7} \\ \hline \end{gathered}$ |  | $\begin{array}{cc} \hline \text { CMP } \\ \text { B,SR } \\ 3 / 5 \\ \hline \end{array}$ | $\begin{array}{\|c\|c\|c\|c\|c\|c\|c\|c\|} \hline \mathrm{B},(\mathrm{SR}), \mathrm{Y} \\ 3 / 8 \end{array}$ |  | $\begin{array}{\|c\|} \hline \mathrm{CMP} \\ \mathrm{~B}, \mathrm{ABS}, \mathrm{Y} \\ 4 / 5 \\ \hline \end{array}$ |  | $\underset{\substack{\mathrm{CMP} \\ \mathrm{~B}, \mathrm{DPR}), \mathrm{Y} \\ 3,7}}{ }$ | $\underset{\substack{\mathrm{CMP} \\ \mathrm{~B}, \mathrm{LDPR}), \mathrm{Y} \\ 3 / 9}}{ }$ |  |  | $\begin{gathered} \substack{\text { CMP } \\ \text { BABL } \\ 5 / 5} \\ \hline \end{gathered}$ | $\begin{gathered} \text { CMP } \\ \text { B,ABL,X } \\ 5 / 6 \end{gathered}$ |  |  |
| 0101 | 5 | $\begin{gathered} \substack{\text { ORA } \\ \text { B,(,DR) } \\ 3 / 6} \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { ORA } \\ \text { B,(DIR,X) } \\ 3 / 7 \end{gathered}$ | $\begin{gathered} \substack{\text { ORA } \\ \text { B,L(DIR) } \\ 3 / 8} \\ \hline \end{gathered}$ | $\begin{aligned} & \hline \text { ORA } \\ & \text { B, } \mathrm{AR} \\ & 3 / 5 \\ & \hline \end{aligned}$ | $\begin{array}{\|c\|c\|c\|c\|c\|c\|c\|c\|c\|} \substack{\mathrm{B},(\mathrm{SR}) \mathrm{Y} \\ \hline \\ \hline} \\ \hline \end{array}$ |  | $\begin{array}{\|c} \substack{\mathrm{ORA}, \mathrm{ABS}, \mathrm{Y} \\ 4 / 5} \end{array}$ |  | $\begin{gathered} \text { ORA } \\ \text { B,(DIR), } \\ 3 / 7 \end{gathered}$ | $\begin{gathered} \text { ORA } \\ \text { B,L(DIR }) \mathrm{Y} \\ 3 / 9 \end{gathered}$ |  |  | $\begin{gathered} \hline \text { ORA } \\ \hline \text { BABL } \\ 5 / 5 \\ \hline \end{gathered}$ | $\underset{\substack{\mathrm{B}, \mathrm{ABL}, \mathrm{X} \\ 5 / 6}}{\mathrm{ORA}}$ |  |  |
| 0110 | 6 | $\underset{\substack{\text { B, (DIR) } \\ 3 / 6}}{\substack{\text { den }}}$ | $\begin{array}{\|c\|c\|} \hline \text { AND } \\ \text { B, (DIR,X) } \\ 3 / 7 \end{array}$ | $\begin{array}{\|c\|c\|} \substack{\text { B, } \mathrm{LND}(\mathrm{LIR}) \\ 3 / 8} \end{array}$ | $\begin{aligned} & \substack{\text { AND } \\ \text { B.SR } \\ 3 / 5} \\ & \hline \end{aligned}$ | $\underset{\substack{\text { B, (SRD } \\ 3, Y}}{\substack{\text { P }}}$ |  | $\begin{gathered} \substack{\text { AND } \\ \text { B,ABS, } \\ 4 / 5} \end{gathered}$ |  |  | $\begin{gathered} \text { AND } \\ \text { B,L(DIR),Y } \\ 3 / 9 \end{gathered}$ |  |  | $\begin{gathered} \substack{\text { AND } \\ \text { BABL } \\ 5 / 5} \\ \hline \end{gathered}$ | $\underset{\substack{\text { B,ABL, }, \mathrm{A} \\ 5 / 6}}{\mathrm{ANDD}}$ |  |  |
| 0111 | 7 |  |  |  | $\begin{gathered} \text { EOR } \\ \text { B,SR } \\ 3,5 \\ \hline \end{gathered}$ | $\underset{\substack{\mathrm{E},(\mathrm{SRR}), \mathrm{Y} \\ 3,8}}{\mathrm{E}}$ |  | $\begin{array}{\|c\|c\|c\|c\|c\|c\|} \hline \text { EORR } \\ \text { BBS,Y } \\ \hline \end{array}$ |  | $\begin{gathered} \text { EOR } \\ \begin{array}{c} \mathrm{B}, \mathrm{OR}) \mathrm{Y} \\ 37 \end{array} \\ \hline \end{gathered}$ | $\begin{gathered} \text { EOR } \\ \text { B,L(DIR),Y } \\ 3 / 9 \end{gathered}$ |  |  | $\begin{gathered} \hline \text { EOR } \\ \substack{\text { B,ABL } \\ 5 / 5} \\ \hline \end{gathered}$ | $\underset{\substack{\mathrm{B}, \mathrm{ABL}, \mathrm{X} \\ \hline \mathrm{EOR}}}{ }$ |  |  |
| 1000 | 8 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1001 | 9 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1010 | A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1011 | B |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1100 | C | $\begin{gathered} \hline \text { STAB } \\ \text { B. (DR) } \\ 3,7 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|c\|c\|c\|c\|c\|c\|c\|c\|c\|c\|} \substack{\text { STAR } \\ \hline} \\ \hline \end{array}$ | $\left.\begin{array}{\|c\|c\|} \hline \text { STAB } \\ \hline \text { STLIR } \\ 39 \end{array}\right)$ |  | $\begin{gathered} \text { STAB } \\ \substack{\mathrm{B},(\mathrm{SR}), \mathrm{Y} \\ 3,9} \\ \hline \end{gathered}$ |  | $\begin{gathered} \text { STAB } \\ B, A B S, Y \\ \text { 4/6 } \end{gathered}$ |  |  |  |  |  |  |  |  |  |
| 1101 | D | $\begin{gathered} \text { STA } \\ \text { B, (DIR) } \\ 3 / 7 \\ \hline \end{gathered}$ | $\begin{gathered} \text { STA } \\ \text { B,(DIR,X) } \\ 3 / 8 \end{gathered}$ | $\begin{gathered} \mathrm{STA} \\ \mathrm{~B}, \mathrm{LD(DR)}) \\ 3 / 9 \end{gathered}$ |  | $\begin{gathered} \substack{\text { STA } \\ \text { B, (SR) } \\ 3 / 9} \\ \hline \end{gathered}$ |  | $\begin{array}{\|c} \hline \text { STAA } \\ \text { B,ASS, } \\ 4 / 6 \end{array}$ |  |  |  |  |  |  |  |  |  |
| 1110 | E |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1111 | F |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Instruction code table 2-B (PAGE 2-B)

| D7-D4D <br> Hexadecima <br> notation |  | 0000 | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1000 | 1001 | 1010 | 1011 | 1100 | 1101 | 1110 | 1111 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| 0000 | 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0001 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0010 | 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0011 | 3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0100 | 4 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0101 | 5 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0110 | 6 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0111 | 7 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1000 | 8 | $\begin{gathered} \mathrm{ADC} \\ \substack{\mathrm{ADOLR} \\ 3 / 9} \end{gathered}$ | $\underset{\substack{\mathrm{A}, \mathrm{D} \mid \mathrm{D}, \mathrm{X}) \\ 3 / 10}}{ }$ | $\begin{aligned} & \mathrm{ADC} \\ & \mathrm{~B}, \mathrm{LD(LDR)}, \substack{3 / 11} \end{aligned}$ | $\begin{gathered} \text { ADC } \\ \begin{array}{c} \text { B,SR } \\ 3 / 8 \end{array} \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{ADC} \\ \mathrm{~B}, \mathrm{SR}), \mathrm{Y} / \mathrm{Y} / 11 \end{gathered}$ |  | $\begin{gathered} \mathrm{ADCD} \\ \mathrm{~B}, \mathrm{ABS,Y} \\ 4 / 8 \end{gathered}$ |  | $\underset{\substack{\mathrm{ADC} \\ \mathrm{~B}, \mathrm{DIR}), \mathrm{Y} \\ 3 / 10}}{ }$ | $\begin{array}{\|c\|} \hline \text { B, } \mathrm{ADCD} \\ 3 / 1 / 2), Y \end{array}$ | $\begin{gathered} \text { ADC } \\ \begin{array}{c} \text { B.DR } \\ 3 / 7 \end{array} \end{gathered}$ | $\underset{\substack{\mathrm{A}, \mathrm{DRP}, \mathrm{X} \\ 3,8}}{\mathrm{ADC}}$ | $\underset{\substack{\mathrm{ADABC} \\ \mathrm{~B}, \mathrm{ABL}}}{ }$ | $\underset{\substack{\mathrm{ADCD} \\ \mathrm{~B}, \mathrm{ABL}, \mathrm{X} \\ 5 / 9}}{ }$ | $\begin{aligned} & \text { ADC } \\ & \begin{array}{c} \text { B.ABS } \\ 4 / 7 \end{array} \end{aligned}$ | $\begin{gathered} \mathrm{ADC} \\ \mathrm{~B}, \mathrm{ABS}, \mathrm{x} \\ 4 / 8 \\ \hline \end{gathered}$ |
| 1001 | 9 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1010 | A | $\underset{\substack{\mathrm{B}, \mathrm{DCC} \\ 3 / 9}}{\mathrm{sin})}$ |  | $\underset{\substack{\mathrm{B}, \mathrm{LDC} \\ 3 / 1 / 1}}{\mathrm{SBC})}$ | $\begin{aligned} & \substack{\mathrm{SBC} \\ \mathrm{BSR} \\ 3 / 8} \end{aligned}$ | $\underset{\substack{\mathrm{SBC},(\mathrm{SR}), \mathrm{Y} \\ 3 / 11}}{ }$ |  | $\begin{gathered} \substack{\mathrm{BECABC}, \mathrm{Y} \\ 4 / 8} \end{gathered}$ |  | $\underset{\substack{\mathrm{SBC}, \mathrm{DR}), \mathrm{Y} \\ \mathrm{~B} / 10}}{\mathrm{~S}}$ |  | $\begin{aligned} & \text { SBC } \\ & \begin{array}{c} \mathrm{BBDR} \\ 3,7 \end{array} \end{aligned}$ | $\underset{\substack{\mathrm{BBCC} \\ \mathrm{BBR}, \mathrm{X}}}{\mathrm{SBC}}$ | $\begin{gathered} \mathrm{SBC} \\ \substack{\mathrm{SABL} \\ 5 / 8} \end{gathered}$ | $\underset{\substack{\mathrm{B}, \mathrm{ABL}, \mathrm{X} \\ \mathrm{SBC}}}{ }$ | $\begin{gathered} \text { SBC } \\ \substack{\text { BABS } \\ 477} \end{gathered}$ | $\underset{\substack{\mathrm{B}, \mathrm{ABC}, \mathrm{X} \\ 4 / 8}}{\mathrm{SBC}}$ |
| 1011 | B |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1100 | C |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1101 | D |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1110 | E |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1111 | F |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## APPENDIX

## Appendix 2. Hexadecimal instruction code tables

Instruction code table 3-B (PAGE 3-B)

|  |  | 0000 | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1000 | 1001 | 1010 | 1011 | 1100 | 1101 | 1110 | 1111 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| 0000 | 0 |  |  | $\begin{gathered} \mathrm{TBD}, 0 \\ \mathrm{IMP} \\ 2 / 3 \\ \hline \end{gathered}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0001 | 1 |  |  | $\begin{gathered} \hline \text { TBD, } \\ \text { IMP } \\ 2 / 3 \end{gathered}$ |  |  |  |  |  |  |  | $\begin{gathered} \text { ADCB } \\ \mathrm{B}, \mathrm{IMM} \\ 3 / 3 \\ \hline \end{gathered}$ | $\begin{gathered} \text { SBCB } \\ \mathrm{B}, \mathrm{IMM} \\ 3 / 3 \end{gathered}$ |  |  |  |  |
| 0010 | 2 |  |  | $\begin{aligned} & \text { TBD,2 } \\ & \text { IMP } \\ & 2 / 3 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0011 | 3 |  |  | $\begin{gathered} \hline \mathrm{TBD}, 3 \\ \text { IMP } \\ \text { 2/3/3 } \\ \hline \end{gathered}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0100 | 4 |  |  | $\begin{gathered} \hline \text { TDB,0 } \\ \text { IMP } \\ 2 / 2 \\ \hline \end{gathered}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0101 | 5 |  |  | $\begin{gathered} \hline \text { TDB,1 } \\ \text { IMP } \\ 2 / 2 \\ \hline \end{gathered}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0110 | 6 |  |  | $\begin{aligned} & \hline \text { TDB,2 } \\ & \text { IMP } \\ & 2 / 2 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0111 | 7 |  |  | $\begin{gathered} \hline \text { TDB, } 3 \\ \text { IMP } \\ \text { 2/2 } \\ \hline \end{gathered}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1000 | 8 |  |  | $\begin{aligned} & \hline \text { TBS } \\ & \text { IMP } \\ & 2 / 2 \\ & \hline \end{aligned}$ |  |  |  |  | $\begin{array}{\|l\|} \hline \text { ADC } \\ \text { B,IMM } \\ 3(4) / 3 \\ \hline \end{array}$ |  |  |  |  |  |  |  |  |
| 1001 | 9 |  |  | $\begin{aligned} & \text { TSB } \\ & \text { IMP } \\ & \text { 2/2 } \\ & \hline \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1010 | A |  |  |  |  |  |  |  | $\begin{gathered} \text { SBC } \\ \mathrm{B}, \mathrm{IMM} \\ 3(4) / 3 \\ \hline \end{gathered}$ |  |  |  |  |  |  |  |  |
| 1011 | B |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1100 | C |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1101 | D |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1110 | E |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1111 | F |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## Notes for machine instructions table

This table lists the minimum number of instruction cycles for each instruction. The number of cycles of the addressing mode related with DPRn ( $\mathrm{n}=0$ to 3 ) is applied when DPRn $=0$. When DPRn $\stackrel{=0}{ }$, add 1 to the number of cycles.
The number of cycles also varies according to the number of bytes fetched into the instruction queue buffer, or according to whether the memory accessed is at an odd address or an even address. Furthermore, it also varies when the external area is accessed with BYTE="H."

Note 1. The BRK instruction is a reserved instruction for debugging tools; it cannot be used when an emulator is used.

Note 2. $3 i+13 \quad i$ is the number of registers to be restored.
Note 3. PLDn : 11, PLD ( $\left.n_{1}, \ldots, n_{i}\right): 3 i+8 \quad\left(n_{1}, \ldots, n_{i}\right): 0$ to 3 (numbers representing DPRn) RTLDn : 15, RTLD $\left(n_{1}, \ldots, n_{i}\right): 3 i+12 \quad i$ is the number of DPRs specified ( 1 to 4 ).
RTSDn : 14,

Note 4. $2 \mathrm{i}_{1}+\mathrm{i}_{2}+11$
Add the number of cycles corresponding to the registers to be stored. $\mathrm{i}_{1}$ is the number of registers to be stored among A, B, X, Y, DPRO, and PS. iz is the number of registers to be stored between DT and PG.

Note 5. LDDn : 4, $\operatorname{LDD}\left(n_{1}, \ldots, n_{i}\right): 2 i+2 \quad\left(n_{1}, \ldots, n_{i}\right): 0$ to 3 (numbers representing DPRn) PHDn : 2, PHD $\left(n_{1}, \ldots, n_{i}\right): 2 \quad i$ is the number of DPRs specified (1 to 4).
PHLDn : 4, PHLD $\left(n_{1}, \ldots, n_{i}\right): 2 i+2$
Note 6. LDDn : 13, $\operatorname{LDD}\left(n_{1}, \ldots, n_{i}\right): 2 i+11 \quad\left(n_{1}, \ldots, n_{i}\right): 0$ to 3 (numbers representing DPRn) PHDn : 12, PHD $\left(n_{1}, \ldots, n_{i}\right): i+11 \quad i$ is the number of DPRs specified (1 to 4). PHLDn : 14, PHLD $\left(n_{1}, \ldots, n_{i}\right): 3 i+11$

Note 7. The number of cycles is the case of the 8 -bit $\times 8$-bit operation. Add 4 to the number of cycles in the case of the 16 -bit $\times 16$-bit operation.

Note 8. The number of cycles is the case of the 16 -bit $\div 8$-bit operation. Add 8 to the number of cycles in the case of the 32 -bit $\div 16$-bit operation.

Note 9. When a zero division interrupt occurs, the number of cycles is 16 cycles. It is regardless of the data length.

Note 10. n is the number of rotation specified by imm.

$$
m=0: n=0 \text { to } 65535
$$

$\mathrm{m}=1: \mathrm{n}=0$ to 255

Note 11. The number of cycles is the case where the number of bytes to be transferred (\#) is even. When the number of bytes to be transferred (\#) is odd, the number is calculated as;

$$
5 \times i+14
$$

Note that it is 10 cycles in the case of 1 -byte transfer.
Note 12. The number of cycles is the case where the number of bytes to be transferred (\#) is even. When the number of bytes to be transferred (\#) is odd, the number is calculated as;

$$
5 \times i+10
$$

Note 13. The number of cycles is the case where flag $m=" 1$." When flag $m=" 0$," the number is calculated as;
$18 \times \mathrm{imm}+5(\mathrm{imm}=$ number of repeat times, 0 to 255$)$
Note 14. $\mathrm{n}=0$ to 15

Note 15. imm $=0$ to 15
Note 16. imm $=0$ to 31

## MITSUBISHI SEMICONDUCTORS

## Software Manual

7900 Series

Jul., First Edition 1998<br>Editioned by<br>Committee of editing of Mitsubishi Semiconductor Software Manual<br>Published by<br>Mitsubishi Electric Corp., Semiconductor Marketing Division

This book, or parts thereof, may not be reproduced in any form without permission of Mitsubishi Electric Corporation.
©1998 MITSUBISHI ELECTRIC CORPORATION


[^0]:    ex. : Mnemonic
    JMPL L(1234H)

