

---

# M16C/6N5 Group

## SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

REJ03B0004-0100Z  
Rev.1.00  
Jun 30, 2003

---

### 1. Overview

The M16C/6N5 group of single-chip microcomputers are built using the high-performance silicon gate CMOS process using an M16C/60 Series CPU core and are packaged in a 100-pin plastic molded QFP. These single-chip microcomputers operate using sophisticated instructions featuring a high level of instruction efficiency. With 1 Mbyte of address space, they are capable of executing instructions at high speed. Being equipped with one CAN (Controller Area Network) module in M16C/6N5 group, the microcomputer is suited to drive automotive and industrial control systems. The CAN module comply with the 2.0B specification. In addition, this microcomputer contains a multiplier and DMAC which combined with fast instruction processing capability, makes it suitable for control of various OA, communication, and industrial equipment which requires high-speed arithmetic/logic operations.

#### 1.1 Applications

Automotive, industrial control systems and other automobile, other

## 1.2 Performance Outline

Table 1.1 lists a performance outline of M16C/6N5 group.

**Table 1.1 Performance outline of M16C/6N5 Group**

Item		Performance
Number of basic instructions		91 instructions
Shortest instruction execution time		50.0 ns (f(BCLK)=20MHz, 1/1 prescaler, without software wait)
Memory capacity	ROM	128 Kbytes
	RAM	5 Kbytes
I/O port	P0 to P10 (except P8 <sub>5</sub> )	8 bits × 10, 7 bits × 1
Input port	P8 <sub>5</sub>	1 bit × 1 (NMI pin level judgment)
Multifunction timer	TA0, TA1, TA2, TA3, TA4	Output: 16 bits × 5 channels
	TB0, TB1, TB2, TB3, TB4, TB5	Input: 16 bits × 6 channels
Serial I/O	UART0, UART1, UART2	3 channels: UART, clock synchronous, I <sup>2</sup> C-bus (Note 1) (option) or IEBus (Note 2) (option)
	SI/O3	1 channel: Clock synchronous
A-D converter		10 bits × (8 × 3 + 2) channels
D-A converter		8 bits × 2 channels
DMAC		2 channels (trigger: 24 sources)
CRC calculation circuit		1 circuit: CRC-CCITT
CAN Module		1 channel with 2.0B specification
Watchdog timer		15 bits × 1 (with prescaler)
Interrupt		29 internal and 9 external sources, 4 software sources, 7 levels
Clock generation circuit		4 circuits <ul style="list-style-type: none"> <li>· Main clock } (These circuit contain a built-in feedback resistor;</li> <li>· Sub clock } and external ceramic/quartz oscillator)</li> <li>· Ring oscillator</li> <li>· PLL frequency synthesizer</li> </ul> Main clock oscillation stop and re-oscillation detection function
Power supply voltage		4.2 to 5.5V (f(BCLK)=20MHz, 1/1 prescaler, without software wait)
Flash memory	Program/erase voltage	5.0 ± 0.5 V
	Number of program/erase	100 times
Power consumption		Mask ROM version: 16 mA (V <sub>cc</sub> =5V, (f(BCLK)=20MHz, 1/1 prescaler, without software wait) Flash memory version: 18 mA (V <sub>cc</sub> =5V, (f(BCLK)=20MHz, 1/1 prescaler, without software wait)
I/O characteristics	I/O withstand voltage	5.0 V
	Output current	5 mA
Operating ambient temperature		-40 to 85°C (T version) -40 to 125°C (V version) (option)
Memory expansion		Available (to 1 Mbyte)
Device configuration		CMOS high performance silicon gate
Package		100-pin plastic mold QFP

Note 1: I<sup>2</sup>C-bus is a registered trademark of Koninklijke Philips Electronics N.V.

Note 2: IEBus is a registered trademark of NEC Electronics Corporation.

option: If you desire this option, please so specify.

### 1.3 Block Diagram

Figure 1.1 shows a block diagram of M16C/6N5 group.




Figure 1.1 Block Diagram

### 1.4 Product List

Table 1.2 lists the M16C/6N5 group products and Figure 1.2 shows the type numbers, memory sizes and packages.


**Table 1.2 Product List**

As of May 2003

Type No.	ROM capacity	RAM capacity	Package type	Remarks
M306N5MCT-XXXFP **	128 Kbytes	5 Kbytes	100P6S-A	Mask ROM version
M306N5MCV-XXXFP *				Flash memory version
M306N5FCTFP **				
M306N5FCVFP *				

\*: Under planning

\*\* : Under development



**Figure 1.2 Type No., Memory Size, and Package**

### 1.5 Pin Configuration

Figure 1.3 shows the pin configuration (top view).




Figure 1.3 Pin Configuration (Top View)

## 1.6 Pin Description

Tables 1.3 and 1.4 list the pin descriptions.

**Table 1.3 Pin Description (1)**

Pin name	Signal name	I/O type	Function
VCC1, VCC2 VSS	Power supply input		Apply 4.2 to 5.5 V to the VCC1 and VCC2 pins and 0 V to the VSS pin. The VCC apply condition is that VCC2 = VCC1.
CNVSS	CNVSS	Input	This pin switches between processor modes. Connect this pin to the VSS pin when after a reset you want to start operation in single-chip mode (memory expansion mode) or the VCC1 pin when starting operation in microprocessor mode.
RESET	Reset input	Input	"L" on this input resets the microcomputer.
XIN	Clock input	Input	These pins are provided for the main clock oscillation circuit input/output. Connect a ceramic resonator or crystal between the XIN and the XOUT pins. To use an externally derived clock, input it to the XIN pin and leave the XOUT pin open.
XOUT	Clock output	Output	
BYTE	External data bus width select input	Input	This pin selects the width of an external data bus. A 16-bit width is selected when this input is "L"; an 8-bit width is selected when this input is "H". This input must be fixed to either "H" or "L". Connect this pin to the VSS pin when operating in single-chip mode.
AVCC	Analog power supply input		This pin is a power supply input for the A-D converter. Connect this pin to VCC1.
AVSS	Analog power supply input		This pin is a power supply input for the A-D converter. Connect this pin to VSS.
VREF	Reference voltage input	Input	This pin is a reference voltage input for the A-D converter and D-A converter.
P00 to P07	I/O port P0	Input/output	This is an 8-bit CMOS I/O port. This port has an input/output select direction register, allowing each pin in that port to be directed for input or output individually. If any port is set for input, selection can be made for it in a program whether or not to have a pull-up resistor in 4-bit unit. This selection is unavailable in memory expansion and microprocessor modes. This port can function as input pins for the A-D converter when so selected in a program.
D0 to D7		Input/output	When set as a separate bus, these pins input and output data (D0 to D7).
P10 to P17	I/O port P1	Input/output	This is an 8-bit I/O port equivalent to P0. P15 to P17 also function as $\overline{\text{INT}}$ interrupt input pins as selected by a program.
D8 to D15		Input/output	When set as a separate bus, these pins input and output data (D8 to D15).
P20 to P27	I/O port P2	Input/output	This is an 8-bit I/O port equivalent to P0. This port can function as input pins for the A-D converter when so selected in a program.
A0 to A7		Output	These pins output 8 low-order address bits (A0 to A7).
A0/D0 to A7/D7		Input/output	If the external bus is set as an 8-bit width multiplexed bus, these pins input and output data (D0 to D7) and output 8 low-order address bits (A0 to A7) separated in time by multiplexing.
A0, A1/D0 to A7/D6		Output Input/output	If the external bus is set as a 16-bit width multiplexed bus, these pins input and output data (D0 to D6) and output address (A1 to A7) separated in time by multiplexing. They also output address (A0).
P30 to P37	I/O port P3	Input/output	This is an 8-bit I/O port equivalent to P0.
A8 to A15		Output	These pins output 8 middle-order address bits (A8 to A15).
A8/D7, A9 to A15		Input/output Output	If the external bus is set as a 16-bit width multiplexed bus, these pins input and output data (D7) and output address (A8) separated in time by multiplexing. They also output address (A9 to A15).
P40 to P47	I/O port P4	Input/output	This is an 8-bit I/O port equivalent to P0.
A16 to A19, CS0 to CS3		Output Output	These pins output A16 to A19 and $\overline{\text{CS}}_0$ to $\overline{\text{CS}}_3$ signals. A16 to A19 are 4 high-order address bits. CS0 to CS3 are chip select signals used to specify an access space.

Table 1.4 Pin Description (2)

Pin name	Signal name	I/O type	Function
P50 to P57	I/O port P5	Input/output	This is an 8-bit I/O port equivalent to P0. In single-chip mode, P57 in this port outputs a divide-by-8 or divide-by-32 clock of XIN or a clock of the same frequency as XCIN as selected by program.
$\overline{WRL}$ / $\overline{WR}$ , $\overline{WRH}$ / $\overline{BHE}$ , $\overline{RD}$ , $\overline{BCLK}$ , $\overline{HLDA}$ , $\overline{HOLD}$ , $\overline{ALE}$ , $\overline{RDY}$		Output Output Output Output Input Output Input	Output $\overline{WRL}/\overline{WR}$ , $\overline{WRH}/\overline{BHE}$ , $\overline{RD}$ , $\overline{BCLK}$ , $\overline{HLDA}$ , and $\overline{ALE}$ signals. $\overline{WRL}/\overline{WR}$ and $\overline{WRH}/\overline{BHE}$ are switchable in a program. Note that $\overline{WRL}$ and $\overline{WRH}$ are always used as a pair, so as $\overline{WR}$ and $\overline{BHE}$ . <ul style="list-style-type: none"> <li>■ <math>\overline{WRL}</math>, <math>\overline{WRH}</math>, and <math>\overline{RD}</math> selected If the external data bus is a 16-bit width, data are written to even addresses when the <math>\overline{WRL}</math> signal is low, and written to odd addresses when the <math>\overline{WRH}</math> signal is low. Data are read out when the <math>\overline{RD}</math> signal is low.</li> <li>■ <math>\overline{WR}</math>, <math>\overline{BHE}</math>, and <math>\overline{RD}</math> selected Data are written when the <math>\overline{WR}</math> signal is low, or read out when the <math>\overline{RD}</math> signal is low. Odd addresses are accessed when the <math>\overline{BHE}</math> signal is low. Use this mode when the external data bus is an 8-bit width. The microcomputer goes to a hold state when input to the <math>\overline{HOLD}</math> pin is held low. While in the hold state, <math>\overline{HLDA}</math> outputs a low level. <math>\overline{ALE}</math> is used to latch the address. While the input level of the <math>\overline{RDY}</math> pin is low, the bus of the microcomputer goes to a wait state.</li> </ul>
P60 to P67	I/O port P6	Input/output	This is an 8-bit I/O port equivalent to P0. Pins in this port also function as UART0 and UART1 I/O pins as selected by program.
P70 to P77	I/O port P7	Input/output	This is an 8-bit I/O port equivalent to P0 (P71 is an N channel open-drain output). This port can function as input/output pins for timers A0 to A3 when so selected in a program. Furthermore, P70 to P73, P71, P72 to P75 and P76, P77 can also function as input/output pins for UART2, an input pin for timer B5, and output pins for the three-phase motor control timer, respectively.
P80 to P84, P86, P87	I/O port P8	Input/output Input/output Input/output	P80 to P84, P86 and P87 are I/O ports with the same functions as P0. When so selected in a program, P80, P81, and P82 to P84 can function as input/output pins for timer A4 or output pins for the three-phase motor control timer and $\overline{INT}$ interrupt input pins, respectively. P86 and P87, when so selected in a program, both can function as input/output pins for the sub clock oscillator circuit. In that case, connect a crystal resonator between P86 (XCOUT pin) and P87 (XCIN pin).
P85	Input port P85	Input	P85 is an input-only port shared with $\overline{NMI}$ . An $\overline{NMI}$ interrupt request is generated when input on this pin changes state from high to low. The $\overline{NMI}$ function cannot be disabled in a program. A pull-up cannot be set for this pin.
P90 to P97	I/O port P9	Input/output	This is an 8-bit I/O port equivalent to P0 (P91 is an N channel open-drain output). Pins in this port also function as input/output pins for SI/O3, input pins for times B0 to B4, output pins for D-A converter, and input pins for A-D converter or input/output pins for CAN0, or input pins for A-D trigger as selected by program.
P100 to P107	I/O port P10	Input/output	This is an 8-bit I/O port equivalent to P0. Pins in this port also function as input pins for A-D converter as selected by program. Furthermore, P104 to P107 also function as input pins for the key input interrupt function.

## 2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU registers. The CPU has 13 registers. Of these, R0, R1, R2, R3, A0, A1 and FB comprise a register bank. There are two register banks.




Figure 2.1 CPU Registers

### 2.1 Data Registers (R0, R1, R2, and R3)

The R0 register consists of 16 bits, and is used mainly for transfers and arithmetic/logic operations. R1 to R3 are the same as R0.

The R0 register can be separated between high (R0H) and low (R0L) for use as two 8-bit data registers. R1H and R1L are the same as R0H and R0L. Conversely R2 and R0 can be combined for use as a 32-bit data register (R2R0). R3R1 is the same as R2R0.

### 2.2 Address Registers (A0 and A1)

The A0 register consists of 16 bits, and is used for address register indirect addressing and address register relative addressing. They also are used for transfers and arithmetic/logic operations. A1 is the same as A0.

In some instructions, A1 and A0 can be combined for use as a 32-bit address register (A1A0).



## 2.3 Frame Base Register (FB)

FB is configured with 16 bits, and is used for FB relative addressing.

## 2.4 Interrupt Table Register (INTB)

INTB is configured with 20 bits, indicating the start address of an interrupt vector table.

## 2.5 Program Counter (PC)

PC is configured with 20 bits, indicating the address of an instruction to be executed.

## 2.6 User Stack Pointer (USP), Interrupt Stack Pointer (ISP)

Stack pointer (SP) comes in two types: USP and ISP, each configured with 16 bits.

Your desired type of stack pointer (USP or ISP) can be selected by the U flag of FLG.

## 2.7 Static Base Register (SB)

SB is configured with 16 bits, and is used for SB relative addressing.

## 2.8 Flag Register (FLG)

FLG consists of 11 bits, indicating the CPU status.

### 2.8.1 Carry Flag (C Flag)

This flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic/logic unit.

### 2.8.2 Debug Flag (D Flag)

This flag is used exclusively for debugging purpose. During normal use, it must be set to "0".

### 2.8.3 Zero Flag (Z Flag)

This flag is set to "1" when an arithmetic operation resulted in 0; otherwise, it is "0".

### 2.8.4 Sign Flag (S Flag)

This flag is set to "1" when an arithmetic operation resulted in a negative value; otherwise, it is "0".

### 2.8.5 Register Bank Select Flag (B Flag)

Register bank 0 is selected when this flag is "0"; register bank 1 is selected when this flag is "1".

### 2.8.6 Overflow Flag (O Flag)

This flag is set to "1" when the operation resulted in an overflow; otherwise, it is "0".

### 2.8.7 Interrupt Enable Flag (I Flag)

This flag enables a maskable interrupt.

Maskable interrupts are disabled when the I flag is "0", and are enabled when the I flag is "1". The I flag is set to "0" when the interrupt request is accepted.

### 2.8.8 Stack Pointer Select Flag (U Flag)

ISP is selected when the U flag is "0"; USP is selected when the U flag is "1".

The U flag is set to "0" when a hardware interrupt request is accepted or an INT instruction for software interrupt Nos. 0 to 31 is executed.

### 2.8.9 Processor Interrupt Priority Level (IPL)

IPL is configured with three bits, for specification of up to eight processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has priority greater than IPL, the interrupt request is enabled.

### 2.8.10 Reserved Area

When write to this bit, write "0". When read, its content is indeterminate.

### 3. Memory

Figure 3.1 shows a memory map of the M16C/6N5 group. The address space extends the 1 Mbyte from address 00000<sub>16</sub> to FFFFF<sub>16</sub>.

The internal ROM is allocated in a lower address direction beginning with address FFFFF<sub>16</sub>. For example, a 128-Kbyte internal ROM is allocated to the addresses from E0000<sub>16</sub> to FFFFF<sub>16</sub>.

The fixed interrupt vector table is allocated to the addresses from FFFDC<sub>16</sub> to FFFFF<sub>16</sub>. Therefore, store the start address of each interrupt routine here.

The internal RAM is allocated in an upper address direction beginning with address 00400<sub>16</sub>. For example, a 5-Kbyte internal RAM is allocated to the addresses from 00400<sub>16</sub> to 017FF<sub>16</sub>. In addition to storing data, the internal RAM also stores the stack used when calling subroutines and when interrupts are generated.

The SFR is allocated to the addresses from 00000<sub>16</sub> to 003FF<sub>16</sub>. Peripheral function control registers are located here. Of the SFR, any area which has no functions allocated is reserved for future use and cannot be used by users.

The special page vector table is allocated to the addresses from FFE00<sub>16</sub> to FFFDB<sub>16</sub>. This vector is used by the JMPS or JSRS instruction. For details, refer to the "M16C/60 and M16C/20 Series Software Manual".

In memory expansion and microprocessor modes, some areas are reserved for future use and cannot be used by users.




Figure 3.1 Memory Map

## 4. SFR

Figures 4.1 to 4.12 show the location of peripheral function control registers and the value after reset.

Address	Register	Symbol	After reset
0000 <sub>16</sub>			
0001 <sub>16</sub>			
0002 <sub>16</sub>			
0003 <sub>16</sub>			
0004 <sub>16</sub>	Processor mode register 0 (Note 1)	PM0	00000000 <sub>2</sub> (CNV <sub>SS</sub> pin is "L") 00000011 <sub>2</sub> (CNV <sub>SS</sub> pin is "H")
0005 <sub>16</sub>	Processor mode register 1	PM1	0XXX1000 <sub>2</sub>
0006 <sub>16</sub>	System clock control register 0	CM0	01001000 <sub>2</sub>
0007 <sub>16</sub>	System clock control register 1	CM1	00100000 <sub>2</sub>
0008 <sub>16</sub>	Chip select control register	CSR	00000001 <sub>2</sub>
0009 <sub>16</sub>	Address match interrupt enable register	AIER	XXXXXX00 <sub>2</sub>
000A <sub>16</sub>	Protect register	PRCR	XX000000 <sub>2</sub>
000B <sub>16</sub>			
000C <sub>16</sub>	Oscillation stop detection register (Note 2)	CM2	0X00X000 <sub>2</sub>
000D <sub>16</sub>			
000E <sub>16</sub>	Watchdog timer start register	WDTS	XX <sub>16</sub>
000F <sub>16</sub>	Watchdog timer control register	WDC	00XXXXXX <sub>2</sub>
0010 <sub>16</sub>			00 <sub>16</sub>
0011 <sub>16</sub>	Address match interrupt register 0	RMAD0	00 <sub>16</sub>
0012 <sub>16</sub>			X0 <sub>16</sub>
0013 <sub>16</sub>			
0014 <sub>16</sub>			00 <sub>16</sub>
0015 <sub>16</sub>	Address match interrupt register 1	RMAD1	00 <sub>16</sub>
0016 <sub>16</sub>			X0 <sub>16</sub>
0017 <sub>16</sub>			
0018 <sub>16</sub>			
0019 <sub>16</sub>			
001A <sub>16</sub>			
001B <sub>16</sub>	Chip select expansion control register	CSE	00 <sub>16</sub>
001C <sub>16</sub>	PLL control register 0	PLC0	0001X010 <sub>2</sub>
001D <sub>16</sub>			
001E <sub>16</sub>	Processor mode register 2	PM2	XXX00000 <sub>2</sub>
001F <sub>16</sub>			
0020 <sub>16</sub>			XX <sub>16</sub>
0021 <sub>16</sub>	DMA0 source pointer	SAR0	XX <sub>16</sub>
0022 <sub>16</sub>			XX <sub>16</sub>
0023 <sub>16</sub>			
0024 <sub>16</sub>			XX <sub>16</sub>
0025 <sub>16</sub>	DMA0 destination pointer	DAR0	XX <sub>16</sub>
0026 <sub>16</sub>			XX <sub>16</sub>
0027 <sub>16</sub>			
0028 <sub>16</sub>	DMA0 transfer counter	TCR0	XX <sub>16</sub>
0029 <sub>16</sub>			XX <sub>16</sub>
002A <sub>16</sub>			
002B <sub>16</sub>			
002C <sub>16</sub>	DMA0 control register	DM0CON	00000X00 <sub>2</sub>
002D <sub>16</sub>			
002E <sub>16</sub>			
002F <sub>16</sub>			
0030 <sub>16</sub>			XX <sub>16</sub>
0031 <sub>16</sub>	DMA1 source pointer	SAR1	XX <sub>16</sub>
0032 <sub>16</sub>			XX <sub>16</sub>
0033 <sub>16</sub>			
0034 <sub>16</sub>			XX <sub>16</sub>
0035 <sub>16</sub>	DMA1 destination pointer	DAR1	XX <sub>16</sub>
0036 <sub>16</sub>			XX <sub>16</sub>
0037 <sub>16</sub>			
0038 <sub>16</sub>	DMA1 transfer counter	TCR1	XX <sub>16</sub>
0039 <sub>16</sub>			XX <sub>16</sub>
003A <sub>16</sub>			
003B <sub>16</sub>			
003C <sub>16</sub>	DMA1 control register	DM1CON	00000X00 <sub>2</sub>
003D <sub>16</sub>			
003E <sub>16</sub>			
003F <sub>16</sub>			

X: Undefined

Note 1: The PM00 and PM01 bits do not change at software reset, watchdog timer reset and oscillation stop detection reset.  
 Note 2: The CM20, CM21, and CM27 bits do not change at oscillation stop detection reset.  
 Note 3: The blank areas are reserved and cannot be accessed by users.

Figure 4.1 Location of Peripheral Function Control Registers and Value at After Reset (1)

Address	Register	Symbol	After reset		
0040 <sub>16</sub>					
0041 <sub>16</sub>	CAN0 wake up interrupt control register	C01WKIC	XXXXX000 <sub>2</sub>		
0042 <sub>16</sub>	CAN0 successful reception interrupt control register	C0RECIC	XXXXX000 <sub>2</sub>		
0043 <sub>16</sub>	CAN0 successful transmission interrupt control register	C0TRMIC	XXXXX000 <sub>2</sub>		
0044 <sub>16</sub>	INT3 interrupt control register	INT3IC	XX00X000 <sub>2</sub>		
0045 <sub>16</sub>	Timer B5 interrupt control register	TB5IC	XXXXX000 <sub>2</sub>		
0046 <sub>16</sub>	Timer B4 interrupt control register	TB4IC	XXXXX000 <sub>2</sub>		
	UART1 bus collision detection interrupt control register	U1BCNIC			
0047 <sub>16</sub>	Timer B3 interrupt control register	TB3IC	XXXXX000 <sub>2</sub>		
	UART0 bus collision detection interrupt control register	U0BCNIC			
0048 <sub>16</sub>	INT5 interrupt control register	INT5IC	XX00X000 <sub>2</sub>		
0049 <sub>16</sub>	SI/O3 interrupt control register	S3IC	XX00X000 <sub>2</sub>		
	INT4 interrupt control register	INT4IC			
004A <sub>16</sub>	UART2 bus collision detection interrupt control register	U2BCNIC	XXXXX000 <sub>2</sub>		
004B <sub>16</sub>	DMA0 interrupt control register	DM0IC	XXXXX000 <sub>2</sub>		
004C <sub>16</sub>	DMA1 interrupt control register	DM1IC	XXXXX000 <sub>2</sub>		
004D <sub>16</sub>	CAN0 error interrupt control register	C01ERRIC	XXXXX000 <sub>2</sub>		
004E <sub>16</sub>	A-D conversion interrupt control register	ADIC	XXXXX000 <sub>2</sub>		
	Key input interrupt control register	KUPIC			
004F <sub>16</sub>	UART2 transmit interrupt control register	S2TIC	XXXXX000 <sub>2</sub>		
0050 <sub>16</sub>	UART2 receive interrupt control register	S2RIC	XXXXX000 <sub>2</sub>		
0051 <sub>16</sub>	UART0 transmit interrupt control register	S0TIC	XXXXX000 <sub>2</sub>		
0052 <sub>16</sub>	UART0 receive interrupt control register	S0RIC	XXXXX000 <sub>2</sub>		
0053 <sub>16</sub>	UART1 transmit interrupt control register	S1TIC	XXXXX000 <sub>2</sub>		
0054 <sub>16</sub>	UART1 receive interrupt control register	S1RIC	XXXXX000 <sub>2</sub>		
0055 <sub>16</sub>	Timer A0 interrupt control register	TA0IC	XXXXX000 <sub>2</sub>		
0056 <sub>16</sub>	Timer A1 interrupt control register	TA1IC	XXXXX000 <sub>2</sub>		
0057 <sub>16</sub>	Timer A2 interrupt control register	TA2IC	XXXXX000 <sub>2</sub>		
0058 <sub>16</sub>	Timer A3 interrupt control register	TA3IC	XXXXX000 <sub>2</sub>		
0059 <sub>16</sub>	Timer A4 interrupt control register	TA4IC	XXXXX000 <sub>2</sub>		
005A <sub>16</sub>	Timer B0 interrupt control register	TB0IC	XXXXX000 <sub>2</sub>		
005B <sub>16</sub>	Timer B1 interrupt control register	TB1IC	XXXXX000 <sub>2</sub>		
005C <sub>16</sub>	Timer B2 interrupt control register	TB2IC	XXXXX000 <sub>2</sub>		
005D <sub>16</sub>	INT0 interrupt control register	INT0IC	XX00X000 <sub>2</sub>		
005E <sub>16</sub>	INT1 interrupt control register	INT1IC	XX00X000 <sub>2</sub>		
005F <sub>16</sub>	INT2 interrupt control register	INT2IC	XX00X000 <sub>2</sub>		
0060 <sub>16</sub>	CAN0 message box 0: Identifier / DLC		XX <sub>16</sub>		
0061 <sub>16</sub>			XX <sub>16</sub>		
0062 <sub>16</sub>			XX <sub>16</sub>		
0063 <sub>16</sub>			XX <sub>16</sub>		
0064 <sub>16</sub>			XX <sub>16</sub>		
0065 <sub>16</sub>			XX <sub>16</sub>		
0066 <sub>16</sub>	CAN0 message box 0: Data field		XX <sub>16</sub>		
0067 <sub>16</sub>			XX <sub>16</sub>		
0068 <sub>16</sub>			XX <sub>16</sub>		
0069 <sub>16</sub>			XX <sub>16</sub>		
006A <sub>16</sub>			XX <sub>16</sub>		
006B <sub>16</sub>			XX <sub>16</sub>		
006C <sub>16</sub>	CAN0 message box 0: Time stamp		XX <sub>16</sub>		
006D <sub>16</sub>			XX <sub>16</sub>		
006E <sub>16</sub>			XX <sub>16</sub>		
006F <sub>16</sub>			XX <sub>16</sub>		
0070 <sub>16</sub>			CAN0 message box 1: Identifier / DLC		XX <sub>16</sub>
0071 <sub>16</sub>					XX <sub>16</sub>
0072 <sub>16</sub>	XX <sub>16</sub>				
0073 <sub>16</sub>	XX <sub>16</sub>				
0074 <sub>16</sub>	XX <sub>16</sub>				
0075 <sub>16</sub>	XX <sub>16</sub>				
0076 <sub>16</sub>	CAN0 message box 1: data Field		XX <sub>16</sub>		
0077 <sub>16</sub>			XX <sub>16</sub>		
0078 <sub>16</sub>			XX <sub>16</sub>		
0079 <sub>16</sub>			XX <sub>16</sub>		
007A <sub>16</sub>			XX <sub>16</sub>		
007B <sub>16</sub>			XX <sub>16</sub>		
007C <sub>16</sub>	CAN0 message box 1: Time stamp		XX <sub>16</sub>		
007D <sub>16</sub>			XX <sub>16</sub>		
007E <sub>16</sub>			XX <sub>16</sub>		
007F <sub>16</sub>			XX <sub>16</sub>		

X: Undefined

Note: The blank area is reserved and cannot be accessed by users.

Figure 4.2 Location of Peripheral Function Control Registers and Value at After Reset (2)

Address	Register	Symbol	After reset
0080 <sub>16</sub>	CAN0 message box 2: Identifier / DLC		XX <sub>16</sub>
0081 <sub>16</sub>			XX <sub>16</sub>
0082 <sub>16</sub>			XX <sub>16</sub>
0083 <sub>16</sub>			XX <sub>16</sub>
0084 <sub>16</sub>			XX <sub>16</sub>
0085 <sub>16</sub>			XX <sub>16</sub>
0086 <sub>16</sub>	CAN0 message box 2: Data field		XX <sub>16</sub>
0087 <sub>16</sub>			XX <sub>16</sub>
0088 <sub>16</sub>			XX <sub>16</sub>
0089 <sub>16</sub>			XX <sub>16</sub>
008A <sub>16</sub>			XX <sub>16</sub>
008B <sub>16</sub>			XX <sub>16</sub>
008C <sub>16</sub>	CAN0 message box 2: Time stamp		XX <sub>16</sub>
008D <sub>16</sub>			XX <sub>16</sub>
008E <sub>16</sub>	CAN0 message box 3: Identifier / DLC		XX <sub>16</sub>
008F <sub>16</sub>			XX <sub>16</sub>
0090 <sub>16</sub>			XX <sub>16</sub>
0091 <sub>16</sub>			XX <sub>16</sub>
0092 <sub>16</sub>			XX <sub>16</sub>
0093 <sub>16</sub>			XX <sub>16</sub>
0094 <sub>16</sub>	CAN0 message box 3: Data field		XX <sub>16</sub>
0095 <sub>16</sub>			XX <sub>16</sub>
0096 <sub>16</sub>			XX <sub>16</sub>
0097 <sub>16</sub>			XX <sub>16</sub>
0098 <sub>16</sub>			XX <sub>16</sub>
0099 <sub>16</sub>			XX <sub>16</sub>
009A <sub>16</sub>	CAN0 message box 3: Time stamp		XX <sub>16</sub>
009B <sub>16</sub>			XX <sub>16</sub>
009C <sub>16</sub>			XX <sub>16</sub>
009D <sub>16</sub>			XX <sub>16</sub>
009E <sub>16</sub>	CAN0 message box 4: Identifier / DLC		XX <sub>16</sub>
009F <sub>16</sub>			XX <sub>16</sub>
00A0 <sub>16</sub>			XX <sub>16</sub>
00A1 <sub>16</sub>			XX <sub>16</sub>
00A2 <sub>16</sub>			XX <sub>16</sub>
00A3 <sub>16</sub>			XX <sub>16</sub>
00A4 <sub>16</sub>	CAN0 message box 4: Data field		XX <sub>16</sub>
00A5 <sub>16</sub>			XX <sub>16</sub>
00A6 <sub>16</sub>			XX <sub>16</sub>
00A7 <sub>16</sub>			XX <sub>16</sub>
00A8 <sub>16</sub>			XX <sub>16</sub>
00A9 <sub>16</sub>			XX <sub>16</sub>
00AA <sub>16</sub>	CAN0 message box 4: Time stamp		XX <sub>16</sub>
00AB <sub>16</sub>			XX <sub>16</sub>
00AC <sub>16</sub>			XX <sub>16</sub>
00AD <sub>16</sub>			XX <sub>16</sub>
00AE <sub>16</sub>	CAN0 message box 5: Identifier / DLC		XX <sub>16</sub>
00AF <sub>16</sub>			XX <sub>16</sub>
00B0 <sub>16</sub>			XX <sub>16</sub>
00B1 <sub>16</sub>			XX <sub>16</sub>
00B2 <sub>16</sub>			XX <sub>16</sub>
00B3 <sub>16</sub>			XX <sub>16</sub>
00B4 <sub>16</sub>	CAN0 message box 5: Data field		XX <sub>16</sub>
00B5 <sub>16</sub>			XX <sub>16</sub>
00B6 <sub>16</sub>			XX <sub>16</sub>
00B7 <sub>16</sub>			XX <sub>16</sub>
00B8 <sub>16</sub>			XX <sub>16</sub>
00B9 <sub>16</sub>			XX <sub>16</sub>
00BA <sub>16</sub>	CAN0 message box 5: Time stamp		XX <sub>16</sub>
00BB <sub>16</sub>			XX <sub>16</sub>
00BC <sub>16</sub>			XX <sub>16</sub>
00BD <sub>16</sub>			XX <sub>16</sub>
00BE <sub>16</sub>			XX <sub>16</sub>
00BF <sub>16</sub>			XX <sub>16</sub>

X: Undefined

Figure 4.3 Location of Peripheral Function Control Registers and Value at After Reset (3)

Address	Register	Symbol	After reset		
00C0 <sub>16</sub>	CAN0 message box 6: Identifier / DLC		XX <sub>16</sub>		
00C1 <sub>16</sub>			XX <sub>16</sub>		
00C2 <sub>16</sub>			XX <sub>16</sub>		
00C3 <sub>16</sub>			XX <sub>16</sub>		
00C4 <sub>16</sub>			XX <sub>16</sub>		
00C5 <sub>16</sub>			XX <sub>16</sub>		
00C6 <sub>16</sub>	CAN0 message box 6: Data field		XX <sub>16</sub>		
00C7 <sub>16</sub>			XX <sub>16</sub>		
00C8 <sub>16</sub>			XX <sub>16</sub>		
00C9 <sub>16</sub>			XX <sub>16</sub>		
00CA <sub>16</sub>			XX <sub>16</sub>		
00CB <sub>16</sub>			XX <sub>16</sub>		
00CC <sub>16</sub>	CAN0 message box 6: Time stamp		XX <sub>16</sub>		
00CD <sub>16</sub>			XX <sub>16</sub>		
00CE <sub>16</sub>			XX <sub>16</sub>		
00CF <sub>16</sub>			XX <sub>16</sub>		
00D0 <sub>16</sub>			CAN0 message box 7: Identifier / DLC		XX <sub>16</sub>
00D1 <sub>16</sub>					XX <sub>16</sub>
00D2 <sub>16</sub>	XX <sub>16</sub>				
00D3 <sub>16</sub>	XX <sub>16</sub>				
00D4 <sub>16</sub>	XX <sub>16</sub>				
00D5 <sub>16</sub>	XX <sub>16</sub>				
00D6 <sub>16</sub>	CAN0 message box 7: Data field		XX <sub>16</sub>		
00D7 <sub>16</sub>			XX <sub>16</sub>		
00D8 <sub>16</sub>			XX <sub>16</sub>		
00D9 <sub>16</sub>			XX <sub>16</sub>		
00DA <sub>16</sub>			XX <sub>16</sub>		
00DB <sub>16</sub>			XX <sub>16</sub>		
00DC <sub>16</sub>	CAN0 message box 7: Time stamp		XX <sub>16</sub>		
00DD <sub>16</sub>			XX <sub>16</sub>		
00DE <sub>16</sub>			XX <sub>16</sub>		
00DF <sub>16</sub>			XX <sub>16</sub>		
00E0 <sub>16</sub>			CAN0 message box 8: Identifier / DLC		XX <sub>16</sub>
00E1 <sub>16</sub>					XX <sub>16</sub>
00E2 <sub>16</sub>	XX <sub>16</sub>				
00E3 <sub>16</sub>	XX <sub>16</sub>				
00E4 <sub>16</sub>	XX <sub>16</sub>				
00E5 <sub>16</sub>	XX <sub>16</sub>				
00E6 <sub>16</sub>	CAN0 message box 8: Data field		XX <sub>16</sub>		
00E7 <sub>16</sub>			XX <sub>16</sub>		
00E8 <sub>16</sub>			XX <sub>16</sub>		
00E9 <sub>16</sub>			XX <sub>16</sub>		
00EA <sub>16</sub>			XX <sub>16</sub>		
00EB <sub>16</sub>			XX <sub>16</sub>		
00EC <sub>16</sub>	CAN0 message box 8: Time stamp		XX <sub>16</sub>		
00ED <sub>16</sub>			XX <sub>16</sub>		
00EE <sub>16</sub>			XX <sub>16</sub>		
00EF <sub>16</sub>			XX <sub>16</sub>		
00F0 <sub>16</sub>			CAN0 message box 9: Identifier / DLC		XX <sub>16</sub>
00F1 <sub>16</sub>					XX <sub>16</sub>
00F2 <sub>16</sub>	XX <sub>16</sub>				
00F3 <sub>16</sub>	XX <sub>16</sub>				
00F4 <sub>16</sub>	XX <sub>16</sub>				
00F5 <sub>16</sub>	XX <sub>16</sub>				
00F6 <sub>16</sub>	CAN0 message box 9: Data field		XX <sub>16</sub>		
00F7 <sub>16</sub>			XX <sub>16</sub>		
00F8 <sub>16</sub>			XX <sub>16</sub>		
00F9 <sub>16</sub>			XX <sub>16</sub>		
00FA <sub>16</sub>			XX <sub>16</sub>		
00FB <sub>16</sub>			XX <sub>16</sub>		
00FC <sub>16</sub>	CAN0 message box 9: Time stamp		XX <sub>16</sub>		
00FD <sub>16</sub>			XX <sub>16</sub>		
00FE <sub>16</sub>			XX <sub>16</sub>		
00FF <sub>16</sub>			XX <sub>16</sub>		

X: Undefined

Figure 4.4 Location of Peripheral Function Control Registers and Value at After Reset (4)

Address	Register	Symbol	After reset		
0100 <sub>16</sub>	CAN0 message box 10: Identifier / DLC		XX <sub>16</sub>		
0101 <sub>16</sub>			XX <sub>16</sub>		
0102 <sub>16</sub>			XX <sub>16</sub>		
0103 <sub>16</sub>			XX <sub>16</sub>		
0104 <sub>16</sub>			XX <sub>16</sub>		
0105 <sub>16</sub>			XX <sub>16</sub>		
0106 <sub>16</sub>	CAN0 message box 10: Data field		XX <sub>16</sub>		
0107 <sub>16</sub>			XX <sub>16</sub>		
0108 <sub>16</sub>			XX <sub>16</sub>		
0109 <sub>16</sub>			XX <sub>16</sub>		
010A <sub>16</sub>			XX <sub>16</sub>		
010B <sub>16</sub>			XX <sub>16</sub>		
010C <sub>16</sub>	CAN0 message box 10: Time stamp		XX <sub>16</sub>		
010D <sub>16</sub>			XX <sub>16</sub>		
010E <sub>16</sub>			XX <sub>16</sub>		
010F <sub>16</sub>			XX <sub>16</sub>		
0110 <sub>16</sub>			CAN0 message box 11: Identifier / DLC		XX <sub>16</sub>
0111 <sub>16</sub>					XX <sub>16</sub>
0112 <sub>16</sub>	XX <sub>16</sub>				
0113 <sub>16</sub>	XX <sub>16</sub>				
0114 <sub>16</sub>	XX <sub>16</sub>				
0115 <sub>16</sub>	XX <sub>16</sub>				
0116 <sub>16</sub>	CAN0 message box 11: Data field		XX <sub>16</sub>		
0117 <sub>16</sub>			XX <sub>16</sub>		
0118 <sub>16</sub>			XX <sub>16</sub>		
0119 <sub>16</sub>			XX <sub>16</sub>		
011A <sub>16</sub>			XX <sub>16</sub>		
011B <sub>16</sub>			XX <sub>16</sub>		
011C <sub>16</sub>	CAN0 message box 11: Time stamp		XX <sub>16</sub>		
011D <sub>16</sub>			XX <sub>16</sub>		
011E <sub>16</sub>			XX <sub>16</sub>		
011F <sub>16</sub>			XX <sub>16</sub>		
0120 <sub>16</sub>			CAN0 message box 12: Identifier / DLC		XX <sub>16</sub>
0121 <sub>16</sub>					XX <sub>16</sub>
0122 <sub>16</sub>	XX <sub>16</sub>				
0123 <sub>16</sub>	XX <sub>16</sub>				
0124 <sub>16</sub>	XX <sub>16</sub>				
0125 <sub>16</sub>	XX <sub>16</sub>				
0126 <sub>16</sub>	CAN0 message box 12: Data field		XX <sub>16</sub>		
0127 <sub>16</sub>			XX <sub>16</sub>		
0128 <sub>16</sub>			XX <sub>16</sub>		
0129 <sub>16</sub>			XX <sub>16</sub>		
012A <sub>16</sub>			XX <sub>16</sub>		
012B <sub>16</sub>			XX <sub>16</sub>		
012C <sub>16</sub>	CAN0 message box 12: Time stamp		XX <sub>16</sub>		
012D <sub>16</sub>			XX <sub>16</sub>		
012E <sub>16</sub>			XX <sub>16</sub>		
012F <sub>16</sub>			XX <sub>16</sub>		
0130 <sub>16</sub>			CAN0 message box 13: Identifier / DLC		XX <sub>16</sub>
0131 <sub>16</sub>					XX <sub>16</sub>
0132 <sub>16</sub>	XX <sub>16</sub>				
0133 <sub>16</sub>	XX <sub>16</sub>				
0134 <sub>16</sub>	XX <sub>16</sub>				
0135 <sub>16</sub>	XX <sub>16</sub>				
0136 <sub>16</sub>	CAN0 message box 13: Data field		XX <sub>16</sub>		
0137 <sub>16</sub>			XX <sub>16</sub>		
0138 <sub>16</sub>			XX <sub>16</sub>		
0139 <sub>16</sub>			XX <sub>16</sub>		
013A <sub>16</sub>			XX <sub>16</sub>		
013B <sub>16</sub>			XX <sub>16</sub>		
013C <sub>16</sub>	CAN0 message box 13: Time stamp		XX <sub>16</sub>		
013D <sub>16</sub>			XX <sub>16</sub>		
013E <sub>16</sub>			XX <sub>16</sub>		
013F <sub>16</sub>			XX <sub>16</sub>		

X: Undefined

Figure 4.5 Location of Peripheral Function Control Registers and Value at After Reset (5)

Address	Register	Symbol	After reset
0140 <sub>16</sub>	CAN0 message box 14: Identifier /DLC		XX <sub>16</sub>
0141 <sub>16</sub>			XX <sub>16</sub>
0142 <sub>16</sub>			XX <sub>16</sub>
0143 <sub>16</sub>			XX <sub>16</sub>
0144 <sub>16</sub>			XX <sub>16</sub>
0145 <sub>16</sub>			XX <sub>16</sub>
0146 <sub>16</sub>	CAN0 message box 14: Data field		XX <sub>16</sub>
0147 <sub>16</sub>			XX <sub>16</sub>
0148 <sub>16</sub>			XX <sub>16</sub>
0149 <sub>16</sub>			XX <sub>16</sub>
014A <sub>16</sub>			XX <sub>16</sub>
014B <sub>16</sub>			XX <sub>16</sub>
014C <sub>16</sub>	CAN0 message box 14: Time stamp		XX <sub>16</sub>
014D <sub>16</sub>			XX <sub>16</sub>
014E <sub>16</sub>			XX <sub>16</sub>
014F <sub>16</sub>	CAN0 message box 15: Identifier /DLC		XX <sub>16</sub>
0150 <sub>16</sub>			XX <sub>16</sub>
0151 <sub>16</sub>			XX <sub>16</sub>
0152 <sub>16</sub>			XX <sub>16</sub>
0153 <sub>16</sub>			XX <sub>16</sub>
0154 <sub>16</sub>			XX <sub>16</sub>
0155 <sub>16</sub>	CAN0 message box 15: Data field		XX <sub>16</sub>
0156 <sub>16</sub>			XX <sub>16</sub>
0157 <sub>16</sub>			XX <sub>16</sub>
0158 <sub>16</sub>			XX <sub>16</sub>
0159 <sub>16</sub>			XX <sub>16</sub>
015A <sub>16</sub>			XX <sub>16</sub>
015B <sub>16</sub>	CAN0 message box 15: Time stamp		XX <sub>16</sub>
015C <sub>16</sub>			XX <sub>16</sub>
015D <sub>16</sub>			XX <sub>16</sub>
015E <sub>16</sub>	CAN0 global mask register	COGMR	XX <sub>16</sub>
015F <sub>16</sub>			XX <sub>16</sub>
0160 <sub>16</sub>			XX <sub>16</sub>
0161 <sub>16</sub>			XX <sub>16</sub>
0162 <sub>16</sub>			XX <sub>16</sub>
0163 <sub>16</sub>			XX <sub>16</sub>
0164 <sub>16</sub>	CAN0 local mask A register	COLMAR	XX <sub>16</sub>
0165 <sub>16</sub>			XX <sub>16</sub>
0166 <sub>16</sub>			XX <sub>16</sub>
0167 <sub>16</sub>			XX <sub>16</sub>
0168 <sub>16</sub>			XX <sub>16</sub>
0169 <sub>16</sub>			XX <sub>16</sub>
016A <sub>16</sub>	CAN0 local mask B register	COLMBR	XX <sub>16</sub>
016B <sub>16</sub>			XX <sub>16</sub>
016C <sub>16</sub>			XX <sub>16</sub>
016D <sub>16</sub>			XX <sub>16</sub>
016E <sub>16</sub>			XX <sub>16</sub>
016F <sub>16</sub>			XX <sub>16</sub>
0170 <sub>16</sub>			XX <sub>16</sub>
0171 <sub>16</sub>			XX <sub>16</sub>
0172 <sub>16</sub>			
0173 <sub>16</sub>			
0174 <sub>16</sub>			
0175 <sub>16</sub>			
0176 <sub>16</sub>			
0177 <sub>16</sub>			
0178 <sub>16</sub>			
0179 <sub>16</sub>			
017A <sub>16</sub>			
017B <sub>16</sub>			
017C <sub>16</sub>			
017D <sub>16</sub>			
017E <sub>16</sub>			
017F <sub>16</sub>			

X: Undefined

Note: The blank areas are reserved and cannot be accessed by users.

Figure 4.6 Location of Peripheral Function Control Registers and Value at After Reset (6)



Address	Register	Symbol	After reset
0180 <sub>16</sub>			
0181 <sub>16</sub>			
0182 <sub>16</sub>			
0183 <sub>16</sub>			
0184 <sub>16</sub>			
0185 <sub>16</sub>			
0186 <sub>16</sub>			
0187 <sub>16</sub>			
0188 <sub>16</sub>			
0189 <sub>16</sub>			
018A <sub>16</sub>			
018B <sub>16</sub>			
018C <sub>16</sub>			
018D <sub>16</sub>			
018E <sub>16</sub>			
018F <sub>16</sub>			
0190 <sub>16</sub>			
0191 <sub>16</sub>			
0192 <sub>16</sub>			
0193 <sub>16</sub>			
0194 <sub>16</sub>			
0195 <sub>16</sub>			
0196 <sub>16</sub>			
0197 <sub>16</sub>			
0198 <sub>16</sub>			
0199 <sub>16</sub>			
019A <sub>16</sub>			
019B <sub>16</sub>			
019C <sub>16</sub>			
019D <sub>16</sub>			
019E <sub>16</sub>			
019F <sub>16</sub>			
01A0 <sub>16</sub>			
01A1 <sub>16</sub>			
01A2 <sub>16</sub>			
01A3 <sub>16</sub>			
01A4 <sub>16</sub>			
01A5 <sub>16</sub>			
01A6 <sub>16</sub>			
01A7 <sub>16</sub>			
01A8 <sub>16</sub>			
01A9 <sub>16</sub>			
01AA <sub>16</sub>			
01AB <sub>16</sub>			
01AC <sub>16</sub>			
01AD <sub>16</sub>			
01AE <sub>16</sub>			
01AF <sub>16</sub>			
01B0 <sub>16</sub>			
01B1 <sub>16</sub>			
01B2 <sub>16</sub>			
01B3 <sub>16</sub>			
01B4 <sub>16</sub>			
01B5 <sub>16</sub>	Flash memory control register 1 (Note 1)	FMR1	0X00XX0X <sub>2</sub>
01B6 <sub>16</sub>			
01B7 <sub>16</sub>	Flash memory control register 0 (Note 1)	FMR0	XX000001 <sub>2</sub>
01B8 <sub>16</sub>			00 <sub>16</sub>
01B9 <sub>16</sub>	Address match interrupt register 2	RMAD2	00 <sub>16</sub>
01BA <sub>16</sub>			X0 <sub>16</sub>
01BB <sub>16</sub>	Address match interrupt enable register 2	AIER2	XXXXXX00 <sub>2</sub>
01BC <sub>16</sub>			00 <sub>16</sub>
01BD <sub>16</sub>	Address match interrupt register 3	RMAD3	00 <sub>16</sub>
01BE <sub>16</sub>			X0 <sub>16</sub>
01BF <sub>16</sub>			

X: Undefined

Note 1: This register is included in flash memory version.  
 Note 2: The blank areas are reserved and cannot be accessed by users.

Figure 4.7 Location of Peripheral Function Control Registers and Value at After Reset (7)

Address	Register	Symbol	After reset
01C0 <sub>16</sub>	Timer B3,4,5 count start flag	TBSR	000XXXXX <sub>2</sub>
01C1 <sub>16</sub>			
01C2 <sub>16</sub>	Timer A1-1 register	TA11	XX <sub>16</sub>
01C3 <sub>16</sub>			XX <sub>16</sub>
01C4 <sub>16</sub>	Timer A2-1 register	TA21	XX <sub>16</sub>
01C5 <sub>16</sub>			XX <sub>16</sub>
01C6 <sub>16</sub>	Timer A4-1 register	TA41	XX <sub>16</sub>
01C7 <sub>16</sub>			XX <sub>16</sub>
01C8 <sub>16</sub>	Three-phase PWM control register 0	INVC0	00 <sub>16</sub>
01C9 <sub>16</sub>	Three-phase PWM control register 1	INVC1	00 <sub>16</sub>
01CA <sub>16</sub>	Three-phase output buffer register 0	IDB0	00 <sub>16</sub>
01CB <sub>16</sub>	Three-phase output buffer register 1	IDB1	00 <sub>16</sub>
01CC <sub>16</sub>	Dead time timer	DTT	XX <sub>16</sub>
01CD <sub>16</sub>	Timer B2 interrupt occurrence frequency set counter	ICTB2	XX <sub>16</sub>
01CE <sub>16</sub>			
01CF <sub>16</sub>			
01D0 <sub>16</sub>	Timer B3 register	TB3	XX <sub>16</sub>
01D1 <sub>16</sub>			XX <sub>16</sub>
01D2 <sub>16</sub>	Timer B4 register	TB4	XX <sub>16</sub>
01D3 <sub>16</sub>			XX <sub>16</sub>
01D4 <sub>16</sub>	Timer B5 register	TB5	XX <sub>16</sub>
01D5 <sub>16</sub>			XX <sub>16</sub>
01D6 <sub>16</sub>			
01D7 <sub>16</sub>			
01D8 <sub>16</sub>			
01D9 <sub>16</sub>			
01DA <sub>16</sub>			
01DB <sub>16</sub>	Timer B3 mode register	TB3MR	00XX0000 <sub>2</sub>
01DC <sub>16</sub>	Timer B4 mode register	TB4MR	00XX0000 <sub>2</sub>
01DD <sub>16</sub>	Timer B5 mode register	TB5MR	00XX0000 <sub>2</sub>
01DE <sub>16</sub>	Interrupt cause select register 0	IFSR0	00XX0000 <sub>2</sub>
01DF <sub>16</sub>	Interrupt cause select register 1	IFSR1	00 <sub>16</sub>
01E0 <sub>16</sub>	SI/O3 transmit/receive register	S3TRR	XX <sub>16</sub>
01E1 <sub>16</sub>			
01E2 <sub>16</sub>	SI/O3 control register	S3C	01000000 <sub>2</sub>
01E3 <sub>16</sub>	SI/O3 bit rate generator	S3BRG	XX <sub>16</sub>
01E4 <sub>16</sub>			
01E5 <sub>16</sub>			
01E6 <sub>16</sub>			
01E7 <sub>16</sub>			
01E8 <sub>16</sub>			
01E9 <sub>16</sub>			
01EA <sub>16</sub>			
01EB <sub>16</sub>			
01EC <sub>16</sub>	UART0 special mode register 4	U0SMR4	00 <sub>16</sub>
01ED <sub>16</sub>	UART0 special mode register 3	U0SMR3	000X0X0X <sub>2</sub>
01EE <sub>16</sub>	UART0 special mode register 2	U0SMR2	X0000000 <sub>2</sub>
01EF <sub>16</sub>	UART0 special mode register	U0SMR	X0000000 <sub>2</sub>
01F0 <sub>16</sub>	UART1 special mode register 4	U1SMR4	00 <sub>16</sub>
01F1 <sub>16</sub>	UART1 special mode register 3	U1SMR3	000X0X0X <sub>2</sub>
01F2 <sub>16</sub>	UART1 special mode register 2	U1SMR2	X0000000 <sub>2</sub>
01F3 <sub>16</sub>	UART1 special mode register	U1SMR	X0000000 <sub>2</sub>
01F4 <sub>16</sub>	UART2 special mode register 4	U2SMR4	00 <sub>16</sub>
01F5 <sub>16</sub>	UART2 special mode register 3	U2SMR3	000X0X0X <sub>2</sub>
01F6 <sub>16</sub>	UART2 special mode register 2	U2SMR2	X0000000 <sub>2</sub>
01F7 <sub>16</sub>	UART2 special mode register	U2SMR	X0000000 <sub>2</sub>
01F8 <sub>16</sub>	UART2 transmit/receive mode register	U2MR	00 <sub>16</sub>
01F9 <sub>16</sub>	UART2 bit rate generator	U2BRG	XX <sub>16</sub>
01FA <sub>16</sub>	UART2 transmit buffer register	U2TB	XX <sub>16</sub>
01FB <sub>16</sub>			XX <sub>16</sub>
01FC <sub>16</sub>	UART2 transmit/receive mode register 0	U2C0	00001000 <sub>2</sub>
01FD <sub>16</sub>	UART2 transmit/receive mode register 1	U2C1	00000010 <sub>2</sub>
01FE <sub>16</sub>	UART2 receive buffer register	U2RB	XX <sub>16</sub>
01FF <sub>16</sub>			XX <sub>16</sub>

X: Undefined

Note: The blank areas are reserved and cannot be accessed by users.

Figure 4.8 Location of Peripheral Function Control Registers and Value at After Reset (8)

Address	Register	Symbol	After reset
0200 <sub>16</sub>	CAN0 message control register 0	COMCTL0	00 <sub>16</sub>
0201 <sub>16</sub>	CAN0 message control register 1	COMCTL1	00 <sub>16</sub>
0202 <sub>16</sub>	CAN0 message control register 2	COMCTL2	00 <sub>16</sub>
0203 <sub>16</sub>	CAN0 message control register 3	COMCTL3	00 <sub>16</sub>
0204 <sub>16</sub>	CAN0 message control register 4	COMCTL4	00 <sub>16</sub>
0205 <sub>16</sub>	CAN0 message control register 5	COMCTL5	00 <sub>16</sub>
0206 <sub>16</sub>	CAN0 message control register 6	COMCTL6	00 <sub>16</sub>
0207 <sub>16</sub>	CAN0 message control register 7	COMCTL7	00 <sub>16</sub>
0208 <sub>16</sub>	CAN0 message control register 8	COMCTL8	00 <sub>16</sub>
0209 <sub>16</sub>	CAN0 message control register 9	COMCTL9	00 <sub>16</sub>
020A <sub>16</sub>	CAN0 message control register 10	COMCTL10	00 <sub>16</sub>
020B <sub>16</sub>	CAN0 message control register 11	COMCTL11	00 <sub>16</sub>
020C <sub>16</sub>	CAN0 message control register 12	COMCTL12	00 <sub>16</sub>
020D <sub>16</sub>	CAN0 message control register 13	COMCTL13	00 <sub>16</sub>
020E <sub>16</sub>	CAN0 message control register 14	COMCTL14	00 <sub>16</sub>
020F <sub>16</sub>	CAN0 message control register 15	COMCTL15	00 <sub>16</sub>
0210 <sub>16</sub>	CAN0 control register	C0CTLR	X0000001 <sub>2</sub>
0211 <sub>16</sub>			XX0X0000 <sub>2</sub>
0212 <sub>16</sub>	CAN0 status register	C0STR	00 <sub>16</sub>
0213 <sub>16</sub>			X0000001 <sub>2</sub>
0214 <sub>16</sub>	CAN0 slot status register	C0SSTR	00 <sub>16</sub>
0215 <sub>16</sub>			00 <sub>16</sub>
0216 <sub>16</sub>	CAN0 interrupt control register	C0ICR	00 <sub>16</sub>
0217 <sub>16</sub>			00 <sub>16</sub>
0218 <sub>16</sub>	CAN0 extended register	C0IDR	00 <sub>16</sub>
0219 <sub>16</sub>			00 <sub>16</sub>
021A <sub>16</sub>	CAN0 configuration register	C0CONR	XX <sub>16</sub>
021B <sub>16</sub>			XX <sub>16</sub>
021C <sub>16</sub>	CAN0 receive error count register	C0RECR	00 <sub>16</sub>
021D <sub>16</sub>	CAN0 transmit error count register	C0TECR	00 <sub>16</sub>
021E <sub>16</sub>	CAN0 time stamp register	C0TSR	00 <sub>16</sub>
021F <sub>16</sub>			00 <sub>16</sub>
0220 <sub>16</sub>			
0221 <sub>16</sub>			
0222 <sub>16</sub>			
0223 <sub>16</sub>			
0224 <sub>16</sub>			
0225 <sub>16</sub>			
0226 <sub>16</sub>			
0227 <sub>16</sub>			
0228 <sub>16</sub>			
0229 <sub>16</sub>			
022A <sub>16</sub>			
022B <sub>16</sub>			
022C <sub>16</sub>			
022D <sub>16</sub>			
022E <sub>16</sub>			
022F <sub>16</sub>			
0230 <sub>16</sub>	CAN1 control register	C1CTLR	X0000001 <sub>2</sub>
0231 <sub>16</sub>			XX0X0000 <sub>2</sub>
0232 <sub>16</sub>			
0233 <sub>16</sub>			
0234 <sub>16</sub>			
0235 <sub>16</sub>			
0236 <sub>16</sub>			
0237 <sub>16</sub>			
0238 <sub>16</sub>			
0239 <sub>16</sub>			
023A <sub>16</sub>			
023B <sub>16</sub>			
023C <sub>16</sub>			
023D <sub>16</sub>			
023E <sub>16</sub>			
023F <sub>16</sub>			

X: Undefined

Note: The blank areas are reserved and cannot be accessed by users.

Figure 4.9 Location of Peripheral Function Control Registers and Value at After Reset (9)

Address	Register	Symbol	After reset
0240 <sub>16</sub>			
0241 <sub>16</sub>			
0242 <sub>16</sub>	CAN0 acceptance filter support register	C0AFS	XX <sub>16</sub>
0243 <sub>16</sub>			XX <sub>16</sub>
0244 <sub>16</sub>			
0245 <sub>16</sub>			
0246 <sub>16</sub>			
0247 <sub>16</sub>			
0248 <sub>16</sub>			
0249 <sub>16</sub>			
024A <sub>16</sub>			
024B <sub>16</sub>			
024C <sub>16</sub>			
024D <sub>16</sub>			
024E <sub>16</sub>			
024F <sub>16</sub>			
0250 <sub>16</sub>			
0251 <sub>16</sub>			
0252 <sub>16</sub>			
0253 <sub>16</sub>			
0254 <sub>16</sub>			
0255 <sub>16</sub>			
0256 <sub>16</sub>			
0257 <sub>16</sub>			
0258 <sub>16</sub>			
0259 <sub>16</sub>			
025A <sub>16</sub>			
025B <sub>16</sub>			
025C <sub>16</sub>			
025D <sub>16</sub>			
025E <sub>16</sub>	Peripheral function clock select register	PCLKR	00 <sub>16</sub>
025F <sub>16</sub>	CAN0 clock select register	CCLKR	00 <sub>16</sub>
0260 <sub>16</sub>			
0261 <sub>16</sub>			
0262 <sub>16</sub>			
0263 <sub>16</sub>			
0264 <sub>16</sub>			
0265 <sub>16</sub>			
0266 <sub>16</sub>			
0267 <sub>16</sub>			
0268 <sub>16</sub>			
0269 <sub>16</sub>			
026A <sub>16</sub>			
026B <sub>16</sub>			
026C <sub>16</sub>			
026D <sub>16</sub>			
026E <sub>16</sub>			
026F <sub>16</sub>			
0270 <sub>16</sub>			
0372 <sub>16</sub>			
0373 <sub>16</sub>			
0374 <sub>16</sub>			
0375 <sub>16</sub>			
0376 <sub>16</sub>			
0377 <sub>16</sub>			
0378 <sub>16</sub>			
0379 <sub>16</sub>			
037A <sub>16</sub>			
037B <sub>16</sub>			
037C <sub>16</sub>			
037D <sub>16</sub>			
037E <sub>16</sub>			
037F <sub>16</sub>			

X: Undefined

Note: The blank areas are reserved and cannot be accessed by users.

Figure 4.10 Location of Peripheral Function Control Registers and Value at After Reset (10)

Address	Register	Symbol	After reset
0380 <sub>16</sub>	Count start flag	TABSR	00 <sub>16</sub>
0381 <sub>16</sub>	Clock prescaler reset flag	CPSRF	0XXXXXXX <sub>2</sub>
0382 <sub>16</sub>	One-shot start flag	ONSF	00 <sub>16</sub>
0383 <sub>16</sub>	Trigger select register	TRGSR	00 <sub>16</sub>
0384 <sub>16</sub>	Up-down flag	UDF	00 <sub>16</sub>
0385 <sub>16</sub>			
0386 <sub>16</sub>	Timer A0 register	TA0	XX <sub>16</sub>
0387 <sub>16</sub>			XX <sub>16</sub>
0388 <sub>16</sub>	Timer A1 register	TA1	XX <sub>16</sub>
0389 <sub>16</sub>			XX <sub>16</sub>
038A <sub>16</sub>	Timer A2 register	TA2	XX <sub>16</sub>
038B <sub>16</sub>			XX <sub>16</sub>
038C <sub>16</sub>	Timer A3 register	TA3	XX <sub>16</sub>
038D <sub>16</sub>			XX <sub>16</sub>
038E <sub>16</sub>	Timer A4 register	TA4	XX <sub>16</sub>
038F <sub>16</sub>			XX <sub>16</sub>
0390 <sub>16</sub>	Timer B0 register	TB0	XX <sub>16</sub>
0391 <sub>16</sub>			XX <sub>16</sub>
0392 <sub>16</sub>	Timer B1 register	TB1	XX <sub>16</sub>
0393 <sub>16</sub>			XX <sub>16</sub>
0394 <sub>16</sub>	Timer B2 register	TB2	XX <sub>16</sub>
0395 <sub>16</sub>			XX <sub>16</sub>
0396 <sub>16</sub>	Timer A0 mode register	TA0MR	00 <sub>16</sub>
0397 <sub>16</sub>	Timer A1 mode register	TA1MR	00 <sub>16</sub>
0398 <sub>16</sub>	Timer A2 mode register	TA2MR	00 <sub>16</sub>
0399 <sub>16</sub>	Timer A3 mode register	TA3MR	00 <sub>16</sub>
039A <sub>16</sub>	Timer A4 mode register	TA4MR	00 <sub>16</sub>
039B <sub>16</sub>	Timer B0 mode register	TB0MR	00XX0000 <sub>2</sub>
039C <sub>16</sub>	Timer B1 mode register	TB1MR	00XX0000 <sub>2</sub>
039D <sub>16</sub>	Timer B2 mode register	TB2MR	00XX0000 <sub>2</sub>
039E <sub>16</sub>	Timer B2 special mode register	TB2SC	XXXXXX00 <sub>2</sub>
039F <sub>16</sub>			
03A0 <sub>16</sub>	UART0 transmit/receive mode register	U0MR	00 <sub>16</sub>
03A1 <sub>16</sub>	UART0 bit rate generator	U0BRG	XX <sub>16</sub>
03A2 <sub>16</sub>	UART0 transmit buffer register	U0TB	XX <sub>16</sub>
03A3 <sub>16</sub>			XX <sub>16</sub>
03A4 <sub>16</sub>	UART0 transmit/receive control register 0	U0C0	00001000 <sub>2</sub>
03A5 <sub>16</sub>	UART0 transmit/receive control register 1	U0C1	00000010 <sub>2</sub>
03A6 <sub>16</sub>	UART0 receive buffer register	U0RB	XX <sub>16</sub>
03A7 <sub>16</sub>			XX <sub>16</sub>
03A8 <sub>16</sub>	UART1 transmit/receive mode register	U1MR	00 <sub>16</sub>
03A9 <sub>16</sub>	UART1 bit rate generator	U1BRG	XX <sub>16</sub>
03AA <sub>16</sub>	UART1 transmit buffer register	U1TB	XX <sub>16</sub>
03AB <sub>16</sub>			XX <sub>16</sub>
03AC <sub>16</sub>	UART1 transmit/receive control register 0	U1C0	00001000 <sub>2</sub>
03AD <sub>16</sub>	UART1 transmit/receive control register 1	U1C1	00000010 <sub>2</sub>
03AE <sub>16</sub>	UART1 receive buffer register	U1RB	XX <sub>16</sub>
03AF <sub>16</sub>			XX <sub>16</sub>
03B0 <sub>16</sub>	UART transmit/receive control register 2	UCON	X0000000 <sub>2</sub>
03B1 <sub>16</sub>			
03B2 <sub>16</sub>			
03B3 <sub>16</sub>			
03B4 <sub>16</sub>			
03B5 <sub>16</sub>			
03B6 <sub>16</sub>			
03B7 <sub>16</sub>			
03B8 <sub>16</sub>	DMA0 request cause select register	DM0SL	00 <sub>16</sub>
03B9 <sub>16</sub>			
03BA <sub>16</sub>	DMA1 request cause select register	DM1SL	00 <sub>16</sub>
03BB <sub>16</sub>			
03BC <sub>16</sub>	CRC data register	CRCD	XX <sub>16</sub>
03BD <sub>16</sub>			XX <sub>16</sub>
03BE <sub>16</sub>	CRC input register	CRCIN	XX <sub>16</sub>
03BF <sub>16</sub>			

X: Undefined

Note: The blank areas are reserved and cannot be accessed by users.

Figure 4.11 Location of Peripheral Function Control Registers and Value at After Reset (11)

Address	Register	Symbol	After reset
03C0 <sub>16</sub>	A-D register 0	AD0	XX <sub>16</sub>
03C1 <sub>16</sub>			XX <sub>16</sub>
03C2 <sub>16</sub>	A-D register 1	AD1	XX <sub>16</sub>
03C3 <sub>16</sub>			XX <sub>16</sub>
03C4 <sub>16</sub>	A-D register 2	AD2	XX <sub>16</sub>
03C5 <sub>16</sub>			XX <sub>16</sub>
03C6 <sub>16</sub>	A-D register 3	AD3	XX <sub>16</sub>
03C7 <sub>16</sub>			XX <sub>16</sub>
03C8 <sub>16</sub>	A-D register 4	AD4	XX <sub>16</sub>
03C9 <sub>16</sub>			XX <sub>16</sub>
03CA <sub>16</sub>	A-D register 5	AD5	XX <sub>16</sub>
03CB <sub>16</sub>			XX <sub>16</sub>
03CC <sub>16</sub>	A-D register 6	AD6	XX <sub>16</sub>
03CD <sub>16</sub>			XX <sub>16</sub>
03CE <sub>16</sub>	A-D register 7	AD7	XX <sub>16</sub>
03CF <sub>16</sub>			XX <sub>16</sub>
03D0 <sub>16</sub>			
03D1 <sub>16</sub>			
03D2 <sub>16</sub>			
03D3 <sub>16</sub>			
03D4 <sub>16</sub>	A-D control register 2	ADCON2	00 <sub>16</sub>
03D5 <sub>16</sub>			
03D6 <sub>16</sub>	A-D control register 0	ADCON0	00000XXX <sub>2</sub>
03D7 <sub>16</sub>	A-D control register 1	ADCON1	00 <sub>16</sub>
03D8 <sub>16</sub>	D-A register 0	DA0	XX <sub>16</sub>
03D9 <sub>16</sub>			
03DA <sub>16</sub>	D-A register 1	DA1	XX <sub>16</sub>
03DB <sub>16</sub>			
03DC <sub>16</sub>	D-A control register	DACON	00 <sub>16</sub>
03DD <sub>16</sub>			
03DE <sub>16</sub>			
03DF <sub>16</sub>			
03E0 <sub>16</sub>	Port P0 register	P0	XX <sub>16</sub>
03E1 <sub>16</sub>	Port P1 register	P1	XX <sub>16</sub>
03E2 <sub>16</sub>	Port P0 direction register	PD0	00 <sub>16</sub>
03E3 <sub>16</sub>	Port P1 direction register	PD1	00 <sub>16</sub>
03E4 <sub>16</sub>	Port P2 register	P2	XX <sub>16</sub>
03E5 <sub>16</sub>	Port P3 register	P3	XX <sub>16</sub>
03E6 <sub>16</sub>	Port P2 direction register	PD2	00 <sub>16</sub>
03E7 <sub>16</sub>	Port P3 direction register	PD3	00 <sub>16</sub>
03E8 <sub>16</sub>	Port P4 register	P4	XX <sub>16</sub>
03E9 <sub>16</sub>	Port P5 register	P5	XX <sub>16</sub>
03EA <sub>16</sub>	Port P4 direction register	PD4	00 <sub>16</sub>
03EB <sub>16</sub>	Port P5 direction register	PD5	00 <sub>16</sub>
03EC <sub>16</sub>	Port P6 register	P6	XX <sub>16</sub>
03ED <sub>16</sub>	Port P7 register	P7	XX <sub>16</sub>
03EE <sub>16</sub>	Port P6 direction register	PD6	00 <sub>16</sub>
03EF <sub>16</sub>	Port P7 direction register	PD7	00 <sub>16</sub>
03F0 <sub>16</sub>	Port P8 register	P8	XX <sub>16</sub>
03F1 <sub>16</sub>	Port P9 register	P9	XX <sub>16</sub>
03F2 <sub>16</sub>	Port P8 direction register	PD8	00X00000 <sub>2</sub>
03F3 <sub>16</sub>	Port P9 direction register	PD9	00 <sub>16</sub>
03F4 <sub>16</sub>	Port P10 register	P10	XX <sub>16</sub>
03F5 <sub>16</sub>			
03F6 <sub>16</sub>	Port P10 direction register	PD10	00 <sub>16</sub>
03F7 <sub>16</sub>			
03F8 <sub>16</sub>			
03F9 <sub>16</sub>			
03FA <sub>16</sub>			
03FB <sub>16</sub>			
03FC <sub>16</sub>	Pull-up control register 0	PUR0	00 <sub>16</sub>
03FD <sub>16</sub>	Pull-up control register 1	PUR1	00000000 <sub>2</sub> (Note 1) 00000010 <sub>2</sub>
03FE <sub>16</sub>	Pull-up control register 2	PUR2	00 <sub>16</sub>
03FF <sub>16</sub>	Port control register	PCR	00 <sub>16</sub>

X: Undefined

Note 1: At hardware reset, the register is as follows:

- "00000000<sub>2</sub>" where "L" is input to the CNVss pin
- "00000010<sub>2</sub>" where "H" is input to the CNVss pin

At software reset, watchdog timer reset and oscillation stop detection reset, the register is as follows:

- "00000000<sub>2</sub>" where the PM01 to PM00 bits in the PM0 register are "00<sub>2</sub>" (single-chip mode)
- "00000010<sub>2</sub>" where the PM01 to PM00 bits in the PM0 register are "01<sub>2</sub>" (memory expansion mode) or "11<sub>2</sub>" (microprocessor mode)

Note 2: The blank areas are reserved and cannot be accessed by users.

Figure 4.12 Location of Peripheral Function Control Registers and Value at After Reset (12)

## 5. Electrical Characteristics

**Table 5.1 Absolute Maximum Ratings**

Symbol	Parameter		Condition	Rated value	Unit
V <sub>CC1</sub>	Supply voltage		V <sub>CC1</sub> =AV <sub>CC</sub>	-0.3 to 6.5	V
V <sub>CC2</sub>	Supply voltage		V <sub>CC2</sub>	-0.3 < V <sub>CC2</sub> = V <sub>CC1</sub>	V
AV <sub>CC</sub>	Analog supply voltage		V <sub>CC1</sub> =AV <sub>CC</sub>	-0.3 to 6.5	V
V <sub>i</sub>	Input voltage	RESET, CNV <sub>SS</sub> , BYTE, P6 <sub>0</sub> ~P6 <sub>7</sub> , P7 <sub>0</sub> , P7 <sub>2</sub> ~P7 <sub>7</sub> , P8 <sub>0</sub> ~P8 <sub>7</sub> , P9 <sub>0</sub> , P9 <sub>2</sub> ~P9 <sub>7</sub> , P10 <sub>0</sub> ~P10 <sub>7</sub> , V <sub>REF</sub> , X <sub>IN</sub>		-0.3 to V <sub>CC1</sub> +0.3	V
		P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub> , P3 <sub>0</sub> ~P3 <sub>7</sub> , P4 <sub>0</sub> ~P4 <sub>7</sub> , P5 <sub>0</sub> ~P5 <sub>7</sub>		-0.3 to V <sub>CC2</sub> +0.3	V
		P7 <sub>1</sub> , P9 <sub>1</sub>		-0.3 to 6.5	V
V <sub>o</sub>	Output voltage	P6 <sub>0</sub> ~P6 <sub>7</sub> , P7 <sub>0</sub> , P7 <sub>2</sub> ~P7 <sub>7</sub> , P8 <sub>0</sub> ~P8 <sub>4</sub> , P8 <sub>6</sub> , P8 <sub>7</sub> , P9 <sub>0</sub> , P9 <sub>2</sub> ~P9 <sub>7</sub> , P10 <sub>0</sub> ~P10 <sub>7</sub> , X <sub>OUT</sub>		-0.3 to V <sub>CC1</sub> +0.3	V
		P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub> , P3 <sub>0</sub> ~P3 <sub>7</sub> , P4 <sub>0</sub> ~P4 <sub>7</sub> , P5 <sub>0</sub> ~P5 <sub>7</sub>		-0.3 to V <sub>CC2</sub> +0.3	V
		P7 <sub>1</sub> , P9 <sub>1</sub>		-0.3 to 6.5	V
P <sub>d</sub>	Power dissipation		T <sub>opr</sub> =25°C	700	mW
T <sub>opr</sub>	Operating ambient temperature			-40 to 85/-40 to 125 (option)	°C
T <sub>stg</sub>	Storage temperature			-65 to 150	°C

option: If you desire this option, please so specify.

**Table 5.2 Recommended Operating Conditions (Note 1)**

Symbol	Parameter		Standard			Unit	
			Min.	Typ.	Max.		
V <sub>CC1</sub> , V <sub>CC2</sub>	Supply voltage (V <sub>CC1</sub> =V <sub>CC2</sub> )		4.2	5.0	5.5	V	
AV <sub>CC</sub>	Analog supply voltage			V <sub>CC</sub>		V	
V <sub>SS</sub>	Supply voltage			0		V	
AV <sub>SS</sub>	Analog supply voltage			0		V	
V <sub>IH</sub>	HIGH input voltage	P3 <sub>1</sub> ~P3 <sub>7</sub> , P4 <sub>0</sub> ~P4 <sub>7</sub> , P5 <sub>0</sub> ~P5 <sub>7</sub> , P6 <sub>0</sub> ~P6 <sub>7</sub> , P7 <sub>0</sub> , P7 <sub>2</sub> ~P7 <sub>7</sub> , P8 <sub>0</sub> ~P8 <sub>7</sub> , P9 <sub>0</sub> , P9 <sub>2</sub> ~P9 <sub>7</sub> , P10 <sub>0</sub> ~P10 <sub>7</sub> , X <sub>IN</sub> , RESET, CNV <sub>SS</sub> , BYTE	0.8V <sub>CC</sub>		V <sub>CC</sub>	V	
		P7 <sub>1</sub> , P9 <sub>1</sub>	0.8V <sub>CC</sub>		6.5	V	
		P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub> , P3 <sub>0</sub> (During single-chip mode)	0.8V <sub>CC</sub>		V <sub>CC</sub>	V	
		P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub> , P3 <sub>0</sub> (Data input during memory expansion and microprocessor modes)	0.5V <sub>CC</sub>		V <sub>CC</sub>	V	
V <sub>IL</sub>	LOW input voltage	P3 <sub>1</sub> ~P3 <sub>7</sub> , P4 <sub>0</sub> ~P4 <sub>7</sub> , P5 <sub>0</sub> ~P5 <sub>7</sub> , P6 <sub>0</sub> ~P6 <sub>7</sub> , P7 <sub>0</sub> ~P7 <sub>7</sub> , P8 <sub>0</sub> ~P8 <sub>7</sub> , P9 <sub>0</sub> ~P9 <sub>7</sub> , P10 <sub>0</sub> ~P10 <sub>7</sub> , X <sub>IN</sub> , RESET, CNV <sub>SS</sub> , BYTE	0		0.2V <sub>CC</sub>	V	
		P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub> , P3 <sub>0</sub> (During single-chip mode)	0		0.2V <sub>CC</sub>	V	
		P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub> , P3 <sub>0</sub> (Data input during memory expansion and microprocessor modes)	0		0.16V <sub>CC</sub>	V	
I <sub>OH</sub> (peak)	HIGH peak output current	P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub> , P3 <sub>0</sub> ~P3 <sub>7</sub> , P4 <sub>0</sub> ~P4 <sub>7</sub> , P5 <sub>0</sub> ~P5 <sub>7</sub> , P6 <sub>0</sub> ~P6 <sub>7</sub> , P7 <sub>0</sub> , P7 <sub>2</sub> ~P7 <sub>7</sub> , P8 <sub>0</sub> ~P8 <sub>4</sub> , P8 <sub>6</sub> , P8 <sub>7</sub> , P9 <sub>0</sub> , P9 <sub>2</sub> ~P9 <sub>7</sub> , P10 <sub>0</sub> ~P10 <sub>7</sub>			-10.0	mA	
I <sub>OH</sub> (avg)	HIGH average output current	P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub> , P3 <sub>0</sub> ~P3 <sub>7</sub> , P4 <sub>0</sub> ~P4 <sub>7</sub> , P5 <sub>0</sub> ~P5 <sub>7</sub> , P6 <sub>0</sub> ~P6 <sub>7</sub> , P7 <sub>0</sub> , P7 <sub>2</sub> ~P7 <sub>7</sub> , P8 <sub>0</sub> ~P8 <sub>4</sub> , P8 <sub>6</sub> , P8 <sub>7</sub> , P9 <sub>0</sub> , P9 <sub>2</sub> ~P9 <sub>7</sub> , P10 <sub>0</sub> ~P10 <sub>7</sub>			-5.0	mA	
I <sub>OL</sub> (peak)	LOW peak output current	P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub> , P3 <sub>0</sub> ~P3 <sub>7</sub> , P4 <sub>0</sub> ~P4 <sub>7</sub> , P5 <sub>0</sub> ~P5 <sub>7</sub> , P6 <sub>0</sub> ~P6 <sub>7</sub> , P7 <sub>0</sub> ~P7 <sub>7</sub> , P8 <sub>0</sub> ~P8 <sub>4</sub> , P8 <sub>6</sub> , P8 <sub>7</sub> , P9 <sub>0</sub> ~P9 <sub>7</sub> , P10 <sub>0</sub> ~P10 <sub>7</sub>			10.0	mA	
I <sub>OL</sub> (avg)	LOW average output current	P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub> , P3 <sub>0</sub> ~P3 <sub>7</sub> , P4 <sub>0</sub> ~P4 <sub>7</sub> , P5 <sub>0</sub> ~P5 <sub>7</sub> , P6 <sub>0</sub> ~P6 <sub>7</sub> , P7 <sub>0</sub> ~P7 <sub>7</sub> , P8 <sub>0</sub> ~P8 <sub>4</sub> , P8 <sub>6</sub> , P8 <sub>7</sub> , P9 <sub>0</sub> ~P9 <sub>7</sub> , P10 <sub>0</sub> ~P10 <sub>7</sub>			5.0	mA	
f(X <sub>IN</sub> )	Main clock input oscillation frequency (Notes 4, 5 and 6)	No wait Mask ROM version Flash memory version	V <sub>CC</sub> =4.2 to 5.5V		0	16	MHz
f(X <sub>CIN</sub> )	Sub clock oscillation frequency			32.768	50	kHz	
f(Ring)	Ring oscillation frequency			1		MHz	
f(PLL)	PLL clock oscillation frequency				20	MHz	
f(BCLK)	CPU operation clock		V <sub>CC</sub> =4.2 to 5.5V		0	20	MHz
t <sub>su</sub> (PLL)	PLL frequency synthesizer stabilization wait time				20	ms	

Note 1: Referenced to V<sub>CC</sub> = 4.2 to 5.5 V at Topr = -40 to 85 °C unless otherwise specified.


Note 2: The mean output current is the mean value within 100 ms.

Note 3: The total I<sub>OL</sub> (peak) for ports P0, P1, P2, P8<sub>6</sub>, P8<sub>7</sub>, P9 and P10 must be 80mA max. The total I<sub>OL</sub> (peak) for ports P3, P4, P5, P6, P7 and P8<sub>0</sub> to P8<sub>4</sub> must be 80mA max. The total I<sub>OH</sub> (peak) for ports P0, P1, and P2 must be -40mA max. The total I<sub>OH</sub> (peak) for ports P3, P4 and P5 must be -40mA max. The total I<sub>OH</sub> (peak) for ports P6, P7 and P8<sub>0</sub> to P8<sub>4</sub> must be -40mA max. The total I<sub>OH</sub> (peak) for ports P8<sub>6</sub>, P8<sub>7</sub>, P9 and P10 must be -40mA max.

Note 4: Relationship between main clock oscillation frequency and supply voltage is shown right.

Note 5: Execute program /erase of flash memory by V<sub>CC</sub> = 5.0 ± 0.5 V.

Note 6: When using 16 MHz or more, use PLL clock.





**Table 5.3 Electrical Characteristics (Note 1)**

Symbol	Parameter		Measuring condition	Standard			Unit	
				Min.	Typ.	Max.		
V <sub>OH</sub>	HIGH output voltage	P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub> , P3 <sub>0</sub> ~P3 <sub>7</sub> , P4 <sub>0</sub> ~P4 <sub>7</sub> , P5 <sub>0</sub> ~P5 <sub>7</sub> , P6 <sub>0</sub> ~P6 <sub>7</sub> , P7 <sub>0</sub> , P7 <sub>2</sub> ~P7 <sub>7</sub> , P8 <sub>0</sub> ~P8 <sub>4</sub> , P8 <sub>6</sub> , P8 <sub>7</sub> , P9 <sub>0</sub> , P9 <sub>2</sub> ~P9 <sub>7</sub> , P10 <sub>0</sub> ~P10 <sub>7</sub>	I <sub>OH</sub> =-5mA	V <sub>CC</sub> -2.0		V <sub>CC</sub>	V	
V <sub>OH</sub>	HIGH output voltage	P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub> , P3 <sub>0</sub> ~P3 <sub>7</sub> , P4 <sub>0</sub> ~P4 <sub>7</sub> , P5 <sub>0</sub> ~P5 <sub>7</sub> , P6 <sub>0</sub> ~P6 <sub>7</sub> , P7 <sub>0</sub> , P7 <sub>2</sub> ~P7 <sub>7</sub> , P8 <sub>0</sub> ~P8 <sub>4</sub> , P8 <sub>6</sub> , P8 <sub>7</sub> , P9 <sub>0</sub> , P9 <sub>2</sub> ~P9 <sub>7</sub> , P10 <sub>0</sub> ~P10 <sub>7</sub>	I <sub>OH</sub> =-200μA	V <sub>CC</sub> -0.3		V <sub>CC</sub>	V	
V <sub>OH</sub>	HIGH output voltage	X <sub>OUT</sub>	HIGHPOWER	I <sub>OH</sub> =-1mA	3.0		V <sub>CC</sub>	V
			LOWPOWER	I <sub>OH</sub> =-0.5mA	3.0		V <sub>CC</sub>	
	HIGH output voltage	X <sub>COUT</sub>	HIGHPOWER	With no load applied		2.5		V
			LOWPOWER	With no load applied		1.6		
V <sub>OL</sub>	LOW output voltage	P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub> , P3 <sub>0</sub> ~P3 <sub>7</sub> , P4 <sub>0</sub> ~P4 <sub>7</sub> , P5 <sub>0</sub> ~P5 <sub>7</sub> , P6 <sub>0</sub> ~P6 <sub>7</sub> , P7 <sub>0</sub> ~P7 <sub>7</sub> , P8 <sub>0</sub> ~P8 <sub>4</sub> , P8 <sub>6</sub> , P8 <sub>7</sub> , P9 <sub>0</sub> ~P9 <sub>7</sub> , P10 <sub>0</sub> ~P10 <sub>7</sub>	I <sub>OL</sub> =5mA			2.0	V	
V <sub>OL</sub>	LOW output voltage	P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub> , P3 <sub>0</sub> ~P3 <sub>7</sub> , P4 <sub>0</sub> ~P4 <sub>7</sub> , P5 <sub>0</sub> ~P5 <sub>7</sub> , P6 <sub>0</sub> ~P6 <sub>7</sub> , P7 <sub>0</sub> ~P7 <sub>7</sub> , P8 <sub>0</sub> ~P8 <sub>4</sub> , P8 <sub>6</sub> , P8 <sub>7</sub> , P9 <sub>0</sub> ~P9 <sub>7</sub> , P10 <sub>0</sub> ~P10 <sub>7</sub>	I <sub>OL</sub> =200μA			0.45	V	
V <sub>OL</sub>	LOW output voltage	X <sub>OUT</sub>	HIGHPOWER	I <sub>OL</sub> =1mA			2.0	V
			LOWPOWER	I <sub>OL</sub> =0.5mA			2.0	
	LOW output voltage	X <sub>COUT</sub>	HIGHPOWER	With no load applied		0		V
			LOWPOWER	With no load applied		0		
V <sub>T+</sub> -V <sub>T-</sub>	Hysteresis	HOLD, RDY, TA0 <sub>IN</sub> ~TA4 <sub>IN</sub> , TB0 <sub>IN</sub> ~TB5 <sub>IN</sub> , INT0~INT5, NMI, AD <sub>TRG</sub> , CTS0~CTS2, SCL, SDA, CLK0~CLK4, TA2 <sub>OUT</sub> ~TA4 <sub>OUT</sub> , Kl0~Kl3, RxD0~RxD2, S <sub>IN3</sub>		0.2		1.0	V	
V <sub>T+</sub> -V <sub>T-</sub>	Hysteresis	RESET		0.2		2.2	V	
I <sub>IH</sub>	HIGH input current	P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub> , P3 <sub>0</sub> ~P3 <sub>7</sub> , P4 <sub>0</sub> ~P4 <sub>7</sub> , P5 <sub>0</sub> ~P5 <sub>7</sub> , P6 <sub>0</sub> ~P6 <sub>7</sub> , P7 <sub>0</sub> ~P7 <sub>7</sub> , P8 <sub>0</sub> ~P8 <sub>7</sub> , P9 <sub>0</sub> ~P9 <sub>7</sub> , P10 <sub>0</sub> ~P10 <sub>7</sub> , X <sub>IN</sub> , RESET, CNV <sub>SS</sub> , BYTE	V <sub>I</sub> =5V			5.0	μA	
I <sub>IL</sub>	LOW input current	P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub> , P3 <sub>0</sub> ~P3 <sub>7</sub> , P4 <sub>0</sub> ~P4 <sub>7</sub> , P5 <sub>0</sub> ~P5 <sub>7</sub> , P6 <sub>0</sub> ~P6 <sub>7</sub> , P7 <sub>0</sub> ~P7 <sub>7</sub> , P8 <sub>0</sub> ~P8 <sub>7</sub> , P9 <sub>0</sub> ~P9 <sub>7</sub> , P10 <sub>0</sub> ~P10 <sub>7</sub> , X <sub>IN</sub> , RESET, CNV <sub>SS</sub> , BYTE	V <sub>I</sub> =0V			-5.0	μA	
R <sub>PULLUP</sub>	Pull-up resistance	P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub> , P3 <sub>0</sub> ~P3 <sub>7</sub> , P4 <sub>0</sub> ~P4 <sub>7</sub> , P5 <sub>0</sub> ~P5 <sub>7</sub> , P6 <sub>0</sub> ~P6 <sub>7</sub> , P7 <sub>0</sub> , P7 <sub>2</sub> ~P7 <sub>7</sub> , P8 <sub>0</sub> ~P8 <sub>4</sub> , P8 <sub>6</sub> , P8 <sub>7</sub> , P9 <sub>0</sub> , P9 <sub>2</sub> ~P9 <sub>7</sub> , P10 <sub>0</sub> ~P10 <sub>7</sub>	V <sub>I</sub> =0V	30	50	170	kΩ	
R <sub>FXIN</sub>	Feedback resistance	X <sub>IN</sub>			1.5		MΩ	
R <sub>FXCIN</sub>	Feedback resistance	X <sub>CIN</sub>			15		MΩ	
V <sub>RAM</sub>	RAM retention voltage		At stop mode	2.0			V	
I <sub>CC</sub>	Power supply current (V <sub>CC</sub> = 4.2 to 5.5V)	In single-chip mode, the output pins are open and other pins are V <sub>SS</sub> .	Mask ROM	f(BCLK)=20MHz, No division, PLL operation	16	28	mA	
				No division, Ring oscillation	1			mA
			Flash memory	f(BCLK)=20MHz, No division, PLL operation	18	30	mA	
				No division, Ring oscillation	1.8			mA
			Flash memory Program	f(BCLK)=10MHz, V <sub>CC</sub> =5V	15		mA	
			Flash memory Erase	f(BCLK)=10MHz, V <sub>CC</sub> =5V	25		mA	
			Mask ROM	f(X <sub>CIN</sub> )=32kHz, Low power dissipation mode, ROM (Note 2)	25		μA	
			Flash memory	f(BCLK)=32kHz, Low power dissipation mode, RAM (Note 2)	25		μA	
				f(BCLK)=32kHz, Low power dissipation mode, Flash memory (Note 2)	420		μA	
				Mask ROM	Ring oscillation, Wait mode	50		μA
			Flash memory	f(BCLK)=32kHz, Wait mode (Note 3), Oscillation capacity High	8.5		μA	
				f(BCLK)=32kHz, Wait mode (Note 3), Oscillation capacity Low	3.0		μA	
Stop mode, T <sub>opr</sub> = 25 °C	0.8	3.0		μA				

Note 1: Referenced to V<sub>CC</sub> = 4.2 to 5.5 V, V<sub>SS</sub> = 0 V at Topr = -40 to 85 °C, f(BCLK) = 20 MHz unless otherwise specified.

Note 2: This indicates the memory in which the program to be executed exists.

Note 3: With one timer operated using fc32.

**Table 5.4 A-D Conversion Characteristics (Note 1)**

Symbol	Parameter		Measuring condition	Standard			Unit
				Min.	Typ.	Max.	
–	Resolution		$V_{REF}=V_{CC}$			10	Bits
INL	Integral non-linearity error	10 bits	$V_{REF}=V_{CC}=5V$ ANEX0, ANEX1 input, AN <sub>0</sub> to AN <sub>7</sub> input, AN <sub>00</sub> to AN <sub>07</sub> input, AN <sub>20</sub> to AN <sub>27</sub> input			±3	LSB
			External operation amp connection mode			±7	LSB
		8 bits	$V_{REF}=AV_{CC}=V_{CC}=5V$			±2	LSB
–	Absolute accuracy	10 bits	$V_{REF}=V_{CC}=5V$ ANEX0, ANEX1 input, AN <sub>0</sub> to AN <sub>7</sub> input, AN <sub>00</sub> to AN <sub>07</sub> input, AN <sub>20</sub> to AN <sub>27</sub> input			±3	LSB
			External operation amp connection mode			±7	LSB
		8 bits	$V_{REF}=AV_{CC}=V_{CC}=5V$			±2	LSB
DNL	Differential non-linearity error					±1	LSB
–	Offset error					±3	LSB
–	Gain error					±3	LSB
R <sub>LADDER</sub>	Ladder resistance		$V_{REF}=V_{CC}$	10		40	kΩ
t <sub>CONV</sub>	Conversion time (10 bits), Sample & hold function available		$V_{REF}=V_{CC}=5V, \phi_{AD}=10MHz$	3.3			μs
	Conversion time (8 bits), Sample & hold function available		$V_{REF}=V_{CC}=5V, \phi_{AD}=10MHz$	2.8			μs
t <sub>SAMP</sub>	Sampling time			0.3			μs
V <sub>REF</sub>	Reference voltage			2.0		V <sub>CC</sub>	V
V <sub>IA</sub>	Analog input voltage			0		V <sub>REF</sub>	V

Note 1: Referenced to  $V_{CC} = AV_{CC} = V_{REF} = 4.2$  to  $5.5$  V,  $V_{SS} = AV_{SS} = 0$  V,  $-40$  to  $85$  °C unless otherwise specified.

Note 2: AD operation clock frequency ( $\phi_{AD}$  frequency) must be 10 MHz or less.

Note 3: A case without sample & hold function turn  $\phi_{AD}$  frequency into 250 kHz or more in addition to a limit of Note 2.

A case with sample & hold function turn  $\phi_{AD}$  frequency into 1 MHz or more in addition to a limit of Note 2.

**Table 5.5 D-A conversion Characteristics (Note 1)**


Symbol	Parameter	Measuring condition	Standard			Unit
			Min.	Typ.	Max.	
–	Resolution				8	Bits
–	Absolute accuracy				1.0	%
t <sub>SU</sub>	Setup time				3	μs
R <sub>O</sub>	Output resistance		4	10	20	kΩ
I <sub>VREF</sub>	Reference power supply input current	(Note 2)			1.5	mA

Note 1: Referenced to  $V_{CC} = AV_{CC} = V_{REF} = 4.2$  to  $5.5$  V,  $V_{SS} = AV_{SS} = 0$  V,  $-40$  to  $85$  °C unless otherwise specified.

Note 2: This applies when using one D-A converter, with the DAi register (i = 0, 1) for the unused D-A converter set to "00<sub>16</sub>". The A-D converter's ladder resistance is not included. Also, the current I<sub>VREF</sub> always flows even though V<sub>REF</sub> may have been set to be unconnected by the ADCON1 register.

**Table 5.6 Power Supply Circuit Timing Characteristics**

Symbol	Parameter	Measuring condition	Standard			Unit
			Min.	Typ.	Max.	
t <sub>d(P-R)</sub>	Time for internal power supply stabilization during powering-on	$V_{CC} = 4.2$ to $5.5$ V			2	ms
t <sub>d(R-S)</sub>	STOP release time				150	μs
t <sub>d(W-S)</sub>	Low power dissipation mode wait mode release time				150	μs
t <sub>d(M-L)</sub>	Time for internal power supply stabilization when main clock oscillation status				50	μs



**Timing Requirements****(Referenced to  $V_{CC} = 5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ , at  $T_{op} = -40$  to  $85\text{ }^{\circ}\text{C}$  unless otherwise specified)****Table 5.7 External Clock Input ( $X_{IN}$  Input)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_c$	External clock input cycle time	62.5		ns
$t_{w(H)}$	External clock input HIGH pulse width	25		ns
$t_{w(L)}$	External clock input LOW pulse width	25		ns
$t_r$	External clock rise time		15	ns
$t_f$	External clock fall time		15	ns

**Table 5.8 Memory Expansion Mode and Microprocessor Mode**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{ac1(RD-DB)}$	Data input access time (for setting with no wait)		(Note 1)	ns
$t_{ac2(RD-DB)}$	Data input access time (for setting with wait)		(Note 2)	ns
$t_{ac3(RD-DB)}$	Data input access time (when accessing multiplexed bus area)		(Note 3)	ns
$t_{su(DB-RD)}$	Data input setup time	40		ns
$t_{su(RDY-BCLK)}$	RDY input setup time	30		ns
$t_{su(HOLD-BCLK)}$	HOLD input setup time	40		ns
$t_h(RD-DB)$	Data input hold time	0		ns
$t_h(BCLK-RDY)$	RDY input hold time	0		ns
$t_h(BCLK-HOLD)$	HOLD input hold time	0		ns
$t_d(BCLK-HLDA)$	HLDA output delay time		40	ns

Note 1: Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(\text{BCLK})} - 45 \text{ [ns]}$$

Note 2: Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5) \times 10^9}{f(\text{BCLK})} - 45 \text{ [ns]} \quad n \text{ is "2" for 1-wait setting, "3" for 2-wait setting and "4" for 3-wait setting.}$$

Note 3: Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5) \times 10^9}{f(\text{BCLK})} - 45 \text{ [ns]} \quad n \text{ is "2" for 2-wait setting, "3" for 3-wait setting.}$$

**Timing Requirements**(Referenced to  $V_{CC} = 5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ , at  $T_{op} = -40$  to  $85\text{ }^{\circ}\text{C}$  unless otherwise specified)**Table 5.9 Timer A Input (Counter Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(TA)}$	TA <sub>IIN</sub> input cycle time	100		ns
$t_{w(TAH)}$	TA <sub>IIN</sub> input HIGH pulse width	40		ns
$t_{w(TAL)}$	TA <sub>IIN</sub> input LOW pulse width	40		ns

**Table 5.10 Timer A Input (Gating Input in Timer Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(TA)}$	TA <sub>IIN</sub> input cycle time	400		ns
$t_{w(TAH)}$	TA <sub>IIN</sub> input HIGH pulse width	200		ns
$t_{w(TAL)}$	TA <sub>IIN</sub> input LOW pulse width	200		ns

**Table 5.11 Timer A Input (External Trigger Input in One-shot Timer Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(TA)}$	TA <sub>IIN</sub> input cycle time	200		ns
$t_{w(TAH)}$	TA <sub>IIN</sub> input HIGH pulse width	100		ns
$t_{w(TAL)}$	TA <sub>IIN</sub> input LOW pulse width	100		ns

**Table 5.12 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{w(TAH)}$	TA <sub>IIN</sub> input HIGH pulse width	100		ns
$t_{w(TAL)}$	TA <sub>IIN</sub> input LOW pulse width	100		ns

**Table 5.13 Timer A Input (Counter Increment/decrement Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(UP)}$	TA <sub>IOUT</sub> input cycle time	2000		ns
$t_{w(UPH)}$	TA <sub>IOUT</sub> input HIGH pulse width	1000		ns
$t_{w(UPL)}$	TA <sub>IOUT</sub> input LOW pulse width	1000		ns
$t_{su(UP-TIN)}$	TA <sub>IOUT</sub> input setup time	400		ns
$t_{h(TIN-UP)}$	TA <sub>IOUT</sub> input hold time	400		ns

**Table 5.14 Timer A Input (Two-phase Pulse Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(TA)}$	TA <sub>IIN</sub> input cycle time	800		ns
$t_{su(TAIN-TAOUT)}$	TA <sub>IOUT</sub> input setup time	200		ns
$t_{su(TAOUT-TAIN)}$	TA <sub>IIN</sub> input setup time	200		ns

**Timing Requirements**(Referenced to  $V_{CC} = 5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ , at  $T_{op} = -40$  to  $85\text{ }^{\circ}\text{C}$  unless otherwise specified)**Table 5.15 Timer B Input (Counter Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(TB)}$	TBiIN input cycle time (counted on one edge)	100		ns
$t_{w(TBH)}$	TBiIN input HIGH pulse width (counted on one edge)	40		ns
$t_{w(TBL)}$	TBiIN input LOW pulse width (counted on one edge)	40		ns
$t_{c(TB)}$	TBiIN input cycle time (counted on both edges)	200		ns
$t_{w(TBH)}$	TBiIN input HIGH pulse width (counted on both edges)	80		ns
$t_{w(TBL)}$	TBiIN input LOW pulse width (counted on both edges)	80		ns

**Table 5.16 Timer B Input (Pulse Period Measurement Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(TB)}$	TBiIN input cycle time	400		ns
$t_{w(TBH)}$	TBiIN input HIGH pulse width	200		ns
$t_{w(TBL)}$	TBiIN input LOW pulse width	200		ns

**Table 5.17 Timer B Input (Pulse Width Measurement Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(TB)}$	TBiIN input cycle time	400		ns
$t_{w(TBH)}$	TBiIN input HIGH pulse width	200		ns
$t_{w(TBL)}$	TBiIN input LOW pulse width	200		ns

**Table 5.18 A-D Trigger Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(AD)}$	AD <sub>TRG</sub> input cycle time (trigger able minimum)	1000		ns
$t_{w(ADL)}$	AD <sub>TRG</sub> input LOW pulse width	125		ns

**Table 5.19 Serial I/O**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(CK)}$	CLK <sub>i</sub> input cycle time	200		ns
$t_{w(CKH)}$	CLK <sub>i</sub> input HIGH pulse width	100		ns
$t_{w(CKL)}$	CLK <sub>i</sub> input LOW pulse width	100		ns
$t_{d(C-Q)}$	TxD <sub>i</sub> output delay time		80	ns
$t_{h(C-Q)}$	TxD <sub>i</sub> hold time	0		ns
$t_{su(D-C)}$	RxD <sub>i</sub> input setup time	30		ns
$t_{h(C-D)}$	RxD <sub>i</sub> input hold time	90		ns

**Table 5.20 External Interrupt INT<sub>i</sub> Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{w(INH)}$	INT <sub>i</sub> input HIGH pulse width	250		ns
$t_{w(INL)}$	INT <sub>i</sub> input LOW pulse width	250		ns

**Switching Characteristics**

(Referenced to  $V_{CC} = 5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ , at  $T_{op} = -40\text{ to }85\text{ }^\circ\text{C}$  unless otherwise specified)

**Table 5.21 Memory Expansion Mode and Microprocessor Mode (for setting with no wait)**

Symbol	Parameter	Measuring condition	Standard		Unit
			Min.	Max.	
$t_{d(BCLK-AD)}$	Address output delay time	Figure 5.1		25	ns
$t_{h(BCLK-AD)}$	Address output hold time (refers to BCLK)		4		ns
$t_{h(RD-AD)}$	Address output hold time (refers to RD)		0		ns
$t_{h(WR-AD)}$	Address output hold time (refers to WR)		(Note 1)		ns
$t_{d(BCLK-CS)}$	Chip select output delay time			25	ns
$t_{h(BCLK-CS)}$	Chip select output hold time (refers to BCLK)		4		ns
$t_{d(BCLK-ALE)}$	ALE signal output delay time			25	ns
$t_{h(BCLK-ALE)}$	ALE signal output hold time		-4		ns
$t_{d(BCLK-RD)}$	RD signal output delay time			25	ns
$t_{h(BCLK-RD)}$	RD signal output hold time		0		ns
$t_{d(BCLK-WR)}$	WR signal output delay time			25	ns
$t_{h(BCLK-WR)}$	WR signal output hold time		0		ns
$t_{d(BCLK-DB)}$	Data output delay time (refers to BCLK)			40	ns
$t_{h(BCLK-DB)}$	Data output hold time (refers to BCLK) (Note 3)		4		ns
$t_{d(DB-WR)}$	Data output delay time (refers to WR)		(Note 2)		ns
$t_{h(WR-DB)}$	Data output hold time (refers to WR) (Note 3)		(Note 1)		ns

Note 1: Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(\text{BCLK})} - 10 \text{ [ns]}$$

Note 2: Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(\text{BCLK})} - 40 \text{ [ns]} \quad f(\text{BCLK}) \text{ is } 12.5 \text{ MHz or less.}$$

Note 3: This standard value shows the timing when the output is off, and does not show hold time of data bus.

Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value.

Hold time of data bus is expressed in

$$t = -CR \times \ln(1 - V_{OL} / V_{CC})$$

by a circuit of the right figure.

For example, when  $V_{OL} = 0.2 V_{CC}$ ,  $C = 30\text{ pF}$ ,

$R = 1\text{ k}\Omega$ , hold time of output "L" level is

$$t = -30\text{ pF} \times 1\text{ k}\Omega \times \ln(1 - 0.2 V_{CC} / V_{CC}) = 6.7\text{ ns.}$$





Figure 5.1 Port P0 to P10 Measurement Circuit

### Switching Characteristics

(Referenced to  $V_{CC} = 5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ , at  $T_{op} = -40\text{ to }85\text{ }^\circ\text{C}$  unless otherwise specified)

**Table 5.22 Memory Expansion Mode and Microprocessor Mode (for 1- to 3-wait setting and external area access)**

Symbol	Parameter	Measuring condition	Standard		Unit
			Min.	Max.	
$t_{d(BCLK-AD)}$	Address output delay time	Figure 5.1		25	ns
$t_{h(BCLK-AD)}$	Address output hold time (refers to BCLK)		4		ns
$t_{h(RD-AD)}$	Address output hold time (refers to RD)		0		ns
$t_{h(WR-AD)}$	Address output hold time (refers to WR)		(Note 1)		ns
$t_{d(BCLK-CS)}$	Chip select output delay time			25	ns
$t_{h(BCLK-CS)}$	Chip select output hold time (refers to BCLK)		4		ns
$t_{d(BCLK-ALE)}$	ALE signal output delay time			25	ns
$t_{h(BCLK-ALE)}$	ALE signal output hold time		-4		ns
$t_{d(BCLK-RD)}$	RD signal output delay time			25	ns
$t_{h(BCLK-RD)}$	RD signal output hold time		0		ns
$t_{d(BCLK-WR)}$	WR signal output delay time			25	ns
$t_{h(BCLK-WR)}$	WR signal output hold time		0		ns
$t_{d(BCLK-DB)}$	Data output delay time (refers to BCLK)			40	ns
$t_{h(BCLK-DB)}$	Data output hold time (refers to BCLK) (Note 3)		4		ns
$t_{d(DB-WR)}$	Data output delay time (refers to WR)		(Note 2)		ns
$t_{h(WR-DB)}$	Data output hold time (refers to WR) (Note 3)		(Note 1)		ns

Note 1: Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(\text{BCLK})} - 10 \text{ [ns]}$$

Note 2: Calculated according to the BCLK frequency as follows:

$$\frac{(n - 0.5) \times 10^9}{f(\text{BCLK})} - 40 \text{ [ns]}$$

n is "1" for 1-wait setting, "2" for 2-wait setting and "3" for 3-wait setting.  
When n = 1, f(BCLK) is 12.5 MHz or less.

Note 3: This standard value shows the timing when the output is off, and does not show hold time of data bus.

Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value.

Hold time of data bus is expressed in


$$t = -CR \times \ln(1 - V_{OL} / V_{CC})$$

by a circuit of the right figure.

For example, when  $V_{OL} = 0.2 V_{CC}$ ,  $C = 30\text{ pF}$ ,

$R = 1\text{ k}\Omega$ , hold time of output "L" level is

$$t = -30\text{ pF} \times 1\text{ k}\Omega \times \ln(1 - 0.2 V_{CC} / V_{CC}) = 6.7\text{ ns.}$$



**Switching Characteristics**(Referenced to  $V_{CC} = 5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ , at  $T_{op} = -40$  to  $85\text{ }^{\circ}\text{C}$  unless otherwise specified)**Table 5.23 Memory Expansion Mode and Microprocessor Mode  
(for 2- to 3-wait setting, external area access and multiplexed bus selection)**

Symbol	Parameter	Measuring condition	Standard		Unit
			Min.	Max.	
$t_{d(BCLK-AD)}$	Address output delay time	Figure 5.1		25	ns
$t_{h(BCLK-AD)}$	Address output hold time (refers to BCLK)		4		ns
$t_{h(RD-AD)}$	Address output hold time (refers to RD)		(Note 1)		ns
$t_{h(WR-AD)}$	Address output hold time (refers to WR)		(Note 1)		ns
$t_{d(BCLK-CS)}$	Chip select output delay time			25	ns
$t_{h(BCLK-CS)}$	Chip select output hold time (refers to BCLK)		4		ns
$t_{h(RD-CS)}$	Chip select output hold time (refers to RD)		(Note 1)		ns
$t_{h(WR-CS)}$	Chip select output hold time (refers to WR)		(Note 1)		ns
$t_{d(BCLK-RD)}$	RD signal output delay time			25	ns
$t_{h(BCLK-RD)}$	RD signal output hold time		0		ns
$t_{d(BCLK-WR)}$	WR signal output delay time			25	ns
$t_{h(BCLK-WR)}$	WR signal output hold time		0		ns
$t_{d(BCLK-DB)}$	Data output delay time (refers to BCLK)			40	ns
$t_{h(BCLK-DB)}$	Data output hold time (refers to BCLK)		4		ns
$t_{d(DB-WR)}$	Data output delay time (refers to WR)		(Note 2)		ns
$t_{h(WR-DB)}$	Data output hold time (refers to WR)		(Note 1)		ns
$t_{d(BCLK-ALE)}$	ALE signal output delay time (refers to BCLK)			25	ns
$t_{h(BCLK-ALE)}$	ALE signal output hold time (refers to BCLK)		-4		ns
$t_{d(AD-ALE)}$	ALE signal output delay time (refers to Address)		(Note 3)		ns
$t_{h(ALE-AD)}$	ALE signal output hold time (refers to Address)		(Note 4)		ns
$t_{d(AD-RD)}$	RD signal output delay from the end of Address	0		ns	
$t_{d(AD-WR)}$	WR signal output delay from the end of Address	0		ns	
$t_{dZ(RD-AD)}$	Address output floating start time		8	ns	

Note 1: Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(\text{BCLK})} - 10 \text{ [ns]}$$

Note 2: Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5) \times 10^9}{f(\text{BCLK})} - 40 \text{ [ns]} \quad n \text{ is "2" for 2-wait setting, "3" for 3-wait setting.}$$

Note 3: Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(\text{BCLK})} - 25 \text{ [ns]}$$

Note 4: Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(\text{BCLK})} - 15 \text{ [ns]}$$








Figure 5.2 Timing Diagram (1)

### Memory Expansion Mode and Microprocessor Mode

(Effective for setting with wait)



(Common to setting with wait and setting without wait)



Note: The above pins are set to high-impedance regardless of the input level of the BYTE pin, PM06 bit of PM0 register and PM11 bit of PM1 register.

Measuring conditions :

- $V_{CC} = 5\text{ V}$
- Input timing voltage : Determined with  $V_{IL} = 1.0\text{ V}$ ,  $V_{IH} = 4.0\text{ V}$
- Output timing voltage: Determined with  $V_{OL} = 2.5\text{ V}$ ,  $V_{OH} = 2.5\text{ V}$

Figure 5.3 Timing Diagram (2)




Figure 5.4 Timing Diagram (3)




Figure 5.5 Timing Diagram (4)




Figure 5.6 Timing Diagram (5)





Figure 5.7 Timing Diagram (6)


### Memory Expansion Mode and Microprocessor Mode

(For 1- or 2-wait setting, external area access and multiplexed bus selection)

#### Read timing



#### Write timing



$$t_{\text{cyc}} = \frac{1}{f(\text{BCLK})}$$


Measuring conditions :

- $V_{\text{CC}} = 5 \text{ V}$
- Input timing voltage :  $V_{\text{IL}} = 0.8 \text{ V}$ ,  $V_{\text{IH}} = 2.0 \text{ V}$
- Output timing voltage :  $V_{\text{OL}} = 0.4 \text{ V}$ ,  $V_{\text{OH}} = 2.4 \text{ V}$


Figure 5.8 Timing Diagram (7)

### Memory Expansion Mode and Microprocessor Mode (For 3-wait setting, external area access and multiplexed bus selection)

#### Read timing



#### Write timing



$$tcyc = \frac{1}{f(BCLK)}$$

Measuring conditions :

- $V_{CC} = 5 V$
- Input timing voltage :  $V_{IL} = 0.8 V, V_{IH} = 2.0 V$
- Output timing voltage :  $V_{OL} = 0.4 V, V_{OH} = 2.4 V$

Figure 5.9 Timing Diagram (8)




# Package Dimension

## 100P6S-A (MMP)

## Plastic 100pin 14×20mm body QFP

EIAJ Package Code	JEDEC Code	Weight(g)	Lead Material
QFP100-P-1420-0.65	-	1.58	Alloy 42



Symbol	Dimension in Millimeters		
	Min	Nom	Max
A	-	-	3.05
A1	0	0.1	0.2
A2	-	2.8	-
b	0.25	0.3	0.4
c	0.13	0.15	0.2
D	13.8	14.0	14.2
E	19.8	20.0	20.2
e	-	0.65	-
Hd	16.5	16.8	17.1
HE	22.5	22.8	23.1
L	0.4	0.6	0.8
L1	-	1.4	-
x	-	-	0.13
y	-	-	0.1
$\theta$	0°	-	10°
b2	-	0.35	-
l2	1.3	-	-
MD	-	14.6	-
ME	-	20.6	-



**Keep safety first in your circuit designs!**

1. Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

**Notes regarding these materials**

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
  2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
  3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.  
The information described here may contain technical inaccuracies or typographical errors.  
Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.  
Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (<http://www.renesas.com>).
  4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
  5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
  6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
  7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.  
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
  8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.
- 



<http://www.renesas.com>

