

1. Overview

The M32C/80 group is microcomputer that utilizes high-performance silicon gate CMOS technology with the M32C/80 series CPU core. The M32C/80 group is available in the 100-pin plastic molded QFP/LQFP package. With 16-Mbyte of address space, it is capable of executing instructions at high speed. With 16-Mbyte of address space, it is capable of executing instructions at high speed. This ROM-efficient microcomputer achieves considerable decrease of approximate 50% external ROM capacity from existing products.

The M32C/80 group can be used in microprocessor mode for the external ROM version.

1.1 Applications

Audio, cameras, office equipment, communications equipment, portable equipment, etc.

Specifications written in this manual are believed to be accurate, but are not guaranteed to be entirely free of error. Specifications in this manual may be changed for functional or performance improvements. Please make sure your manual is the latest edition.

1.2 Performance Outline

Tables 1.1 list performance outline of the M32C/80 group.

Table 1.1. Performance outline of M32C/80 group (100-pin version)

	Item	Performance
CPU	Number of basic instructions	108 instructions
	Shortest instruction execution time	31.3 ns (f(BCLK)=32MHz, VCC1=4.2 to 5.0V) 41.7 ns (f(BCLK)=24MHz, VCC1=3.0 to 5.0V)
	Operation mode	Microprocessor mode
	Memory space	16 M bytes
	Memory capacity	See Table 1.2.
Peripheral function	Port	Input/Output : 47pins, Input : 1pin
	Multifunction timer	Timer A : 16 bits x 5 channels, Timer B : 16 bits x 6 channels Three phase motor control circuit
	HDLC data process	2 channels
	Serial I/O	5 channels Clock synchronous, UART, IE Bus(option) ⁽¹⁾ , I ² C Bus(option) ⁽²⁾
	A-D converter	10-bit A-D converter: 1 circuit, 10 channels
	D-A converter	8 bits x 2 channels
	DMAC	4 channels
	DMAC II	Start by all variable vector interrupt factors Immediate transfer, operation and chain transfer function
	CRC calculation circuit	CCITT-CRC
	X-Y converter	16 bits X 16 bits
	Watchdog timer	15 bits x 1 channel(with prescaler)
	Interrupt	Internal: 33 sources, External: 8 sources, Software: 4 sources, Priority level: 7 levels
	Clock generating circuit	4 circuits Main clock generation circuit (*), Subclock generation circuit (*), Ring oscillator, PLL synthesizer (*)Equipped with a built-in feedback resistor.
	Oscillation stop detection function	Stop detection of main clock oscillation
	Voltage detection circuit	Present (option)
Electric characteristics	Supply voltage	VCC1=4.2 to 5.5V, VCC2=3.0 to VCC1 (f(BCLK)=32MHz) VCC1=3.0 to 5.5V, VCC2=3.0 to VCC1 (f(BCLK)=24MHz)
	Power consumption	38mA (VCC1=VCC2=5V, f(BCLK)=32MHz) 26mA (VCC1=VCC2=3.3V, f(BCLK)=24MHz) T.B.D (VCC1=VCC2=3.3V, f(Xcin)=32kHz, Wait-mode) T.B.D (VCC1=VCC2=3.3V, Stop mode)
Operating ambient temperature		-20 to 85°C -40 to 85°C(option)
Package		100-pin plastic mold QFP

NOTES:

1. IE Bus is a trademark of NEC corporation.
2. I²C Bus is a registered trademark of Philips.

If you require this option, please specify so.

1.3 Block Diagram

Figure 1.1 shows a block diagram of the M32C/80 group.

The M32C/80 group microcomputer contains RAM as memory to store instructions and data, CPU to execute calculations and peripheral functions as interrupt, timer, serial I/O, D-A converter, DMAC, CRC calculation circuit, A-D converter, HDLC, and I/O ports.




Figure 1.1 M32C/80 Group Block Diagram

1.4 Product Information

The M32C/80 group products are planned to release the following products.

- (1) Support for external ROM version and external ROM version with Boot loader
- (2) RAM capacity : Figure 1.2
- (3) Package
 - 100P6S-A : 0.65mm Pin Pitch Plastic molded QFP
 - 100P6Q-A : 0.5mm Pin Pitch Plastic molded QFP




Figure 1.2. RAM expansion

The M32C/80 group products are listed in Table 1.2.

Table 1.2. M32C/80 group

As of May 2003

Type No	ROM capacity	RAM capacity	Package type	Remarks
M30800SAFP **	-	8K	100P6S-A	External ROM version
M30800SAGP **			100P6Q-A	
M30800SAFP-BL ***			100P6S-A	External ROM version with Boot Loader
M30800SAGP-BL ***			100P6Q-A	

** :Under development

*** :Under planning




Figure 1.3 Product Numbering System

1.5 Pin Assignments

Figures 1.4 to 1.5 show pin assignments (top view), tables 1.3 to 1.4 list pin names.




Figure 1.4 Pin assignment for 100-Pin Package




Figure 1.5 Pin Assignment for 100-Pin Package

Table 1.3 Pin Characteristics for 100-Pin Package (1)

Package Pin No		Control pins	Port	Interrupt pins	Timer pins	UART pins	Analog pins	Bus control pins	HDLC pins
FP	GP								
1	99		P96			TxD4/SDA4/SRx4	ANEX1		
2	100		P95			CLK4	ANEX0		
3	1		P94		TB4IN	CTS4/RTS4/SS4	DA1		
4	2		P93		TB3IN	CTS3/RTS3/SS3	DA0		
5	3		P92		TB2IN	TxD3/SDA3/SRx3			
6	4		P91		TB1IN	RxD3/SCL3/STxD3			
7	5		P90		TB0IN	CLK3			
8	6	BYTE							
9	7	CNVss							
10	8	XCIN	P87						
11	9	XCOU	P86						
12	10	RESET							
13	11	XOUT							
14	12	Vss							
15	13	XIN							
16	14	Vcc1							
17	15		P85	NMI					
18	16		P84	INT2					
19	17		P83	INT1					
20	18		P82	INT0					
21	19		P81		TA4IN/U				
22	20		P80		TA4OUT/U				ISRxD0
23	21		P77		TA3IN				ISCLK0
24	22		P76		TA3OUT				ISTxD0
25	23		P75		TA2IN/W				ISRxD1
26	24		P74		TA2OUT/W				ISCLK1
27	25		P73		TA1IN/V	CTS2/RTS2/SS2			ISTxD1
28	26		P72		TA1OUT/V	CLK2			
29	27		P71		TB5IN/TA0IN	RxD2/SCL2/STxD2			
30	28		P70		TA0OUT	TxD2/SDA2/SRx2			
31	29		P67			TxD1/SDA1/SRx1			
32	30		P66			RxD1/SCL1/STxD1			
33	31		P65			CLK1			
34	32		P64			CTS1/RTS1/SS1			
35	33		P63			TxD0/SDA0/SRx0			
36	34		P62			RxD0/SCL0/STxD0			
37	35		P61			CLK0			
38	36		P60			CTS0/RTS0/SS0			
39	37		P57				RDY		
40	38		P56				ALE		
41	39		P55				HOLD		
42	40		P54				HLDA/ALE		
43	41		P53				CLKout/BCLK/ALE		
44	42		P52				RD		
45	43		P51				WRH/BHE		
46	44		P50				WRL/WR		
47	45		P47				CS0/A23		
48	46		P46				CS1/A22		
49	47		P45				CS2/A21		
50	48		P44				CS3/A20		

P70 and P71 are N-channel open drain output.

Table 1.4 Pin Characteristics for 100-Pin Package (2)

Package pin No		Control pins	Port	Interrupt pins	Timer pins	UART pins	Analog pins	Bus control pins	HDLC pins
FP	GP								
51	49		P43					A19	
52	50		P42					A18	
53	51		P41					A17	
54	52		P40					A16	
55	53		P37					A15(/D15)	
56	54		P36					A14(/D14)	
57	55		P35					A13(/D13)	
58	56		P34					A12(/D12)	
59	57		P33					A11(/D11)	
60	58		P32					A10(/D10)	
61	59		P31					A9(/D9)	
62	60	VCC2							
63	61		P30					A8(/D8)	
64	62	VSS							
65	63		P27					A7(/D7)	
66	64		P26					A6(/D6)	
67	65		P25					A5(/D5)	
68	66		P24					A4(/D4)	
69	67		P23					A3(/D3)	
70	68		P22					A2(/D2)	
71	69		P21					A1(/D1)	
72	70		P20					A0(/D0)	
73	71		P17	INT5				D15	
74	72		P16	INT4				D14	
75	73		P15	INT3				D13	
76	74		P14					D12	
77	75		P13					D11	
78	76		P12					D10	
79	77		P11					D9	
80	78		P10					D8	
81	79		P07					D7	
82	80		P06					D6	
83	81		P05					D5	
84	82		P04					D4	
85	83		P03					D3	
86	84		P02					D2	
87	85		P01					D1	
88	86		P00					D0	
89	87		P107	KI3			AN7		
90	88		P106	KI2			AN6		
91	89		P105	KI1			AN5		
92	90		P104	KI0			AN4		
93	91		P103				AN3		
94	92		P102				AN2		
95	93		P101				AN1		
96	94	AVSS							
97	95		P100				AN0		
98	96						VREF		
99	97	AVCC							
100	98		P97			RxD4/SCL4/STxD4	ADTRG		

1.6 Pin Description

Table 1.5 Pin Description (1)

Signal name	Pin name	I/O type	Supply voltage	Description
Power supply input	VCC1, VCC2 VSS	I	–	Connect both VCC1 and VCC2 pins to 3.0 to 5.5V. Connect the VSS pin to 0V. VCC1 ≥ VCC2 ⁽¹⁾
Analog power supply input	AVCC AVSS	I	–	Applies the power supply for the A-D converter. Connect the AVCC pin to VCC1. Connect the AVSS pin to VSS.
Reset input	RESET	I	VCC1	The microcomputer is in a reset state when applying "L" to the this pin.
CNVss	CNVss	I	VCC1	Switches processor mode. Connect this pin to VCC1 to start up in microprocessor mode.
External data bus width select input	BYTE	I	VCC1	Switches the data bus in external memory space 3. The data bus is 16 bits long when the this pin is held "L" and 8 bits long when the this pin is held "H". Set it to either one.
Bus control pins	D0 to D7	I/O	VCC2	Input and output data (D0 to D7) when these pins are set as the data bus.
	D8 to D15	I/O	VCC2	Input and output data (D8 to D15) when these pins are set as the data bus.
	A0 to A22	O	VCC2	Output address bits (A0 to A22).
	A ₂₃	O	VCC2	The highest-order address bit A23 outputs inversely.
	A0/D0 to A7/D7	I/O	VCC2	Input and output data (D0 to D7) and output 8 low-order address bits (A0 to A7) by time-sharing when these pins are set as the multiplexed bus.
	A8/D8 to A15/D15	I/O	VCC2	Input and output data (D8 to D15) and output 8 middle-order address bits (A8 to A15) by time-sharing when external 16-bit data bus are set as the multiplexed bus.
	CS0 to CS3	O	VCC2	Output CS0 to CS3 signals. CS0 to CS3 are chip-select signals to specify an external space.
	WRL/WR WRH/BHE RD	O	VCC2	Output WRL, WRH, (WR, BHE), RD signals. WRL and WRH or BHE and WR can be switched by program. <ul style="list-style-type: none"> ■ WRL, WRH and RD are selected The WRL signal becomes "L" by writing data to an even address in an external memory space. The WRH signal becomes "L" by writing data to an odd address in an external memory space. The RD pin signal becomes "L" by reading data in an external memory space. ■ WR, BHE and RD are selected The WR signal becomes "L" by writing data in an external memory space. The RD signal becomes "L" by reading data in an external memory space. The BHE signal becomes "L" by accessing an odd address. Select WR, BHE and RD for an external 8-bit data bus.
	ALE	O	VCC2	ALE is a signal to latch the address.
	HOLD	I	VCC2	While the HOLD pin is held "L", the microcomputer is placed in a hold state.
	HLDA	O	VCC2	In a hold state, HLDA outputs a "L" signal.
RDY	I	VCC2	While applying a "L" signal to the RDY pin, the microcomputer is placed in a wait state.	

I : Input O : Output I/O : Input and output

NOTES:

1. In this manual, hereafter, Vcc refers to VCC1 unless otherwise noted.

Table 1.6 Pin Description (2)

Signal name	Pin name	I/O type	Supply voltage	Description
Main clock input	XIN	I	VCC1	I/O pins for the main clock generation circuit. Connect a ceramic resonator or crystal oscillator between XIN and XOUT. To use the external clock, input the clock from XIN and leave XOUT open.
Main clock output	XOUT	O	VCC1	
Sub clock input	XCIN	I	VCC1	I/O pins for a sub clock oscillation circuit. Connect a crystal oscillator between XCIN and XCOUT. To use the external clock, input the clock from XCIN and leave XCOUT open.
Sub clock output	XCOUT	O	VCC1	
BCLK output	BCLK	O	VCC2	Outputs the BCLK signal.
Clock output	CLKOUT	O	VCC2	Outputs the main clock divided by 8 or divided by 32 or the clock having the same frequency as the sub clock from P53.
INT interrupt input	INT0 to INT5	I	VCC1	Input pins for the INT interrupt
NMI interrupt input	NMI	I	VCC1	Input pin for the NMI interrupt. Pin states can be read by the P85 bit in the P8 register.
Timer A	TA0OUT to TA4OUT	I/O	VCC1	These are timer A0 to timer A4 I/O pins.
	TA0IN to TA3IN	I	VCC1	These are timer A0 to timer A4 input pins.
Timer B	TB0IN to TB5IN	I	VCC1	These are timer B0 to timer B5 input pins.
Three-phase motor control output	U, \bar{U} , V, \bar{V} , W, \bar{W}	O	VCC1	These are Three-phase motor control output pins.
Serial I/O	CTS0 to CTS4	I	VCC1	These are send control input pins.
	RTS0 to RTS4	O	VCC1	These are receive control output pins.
	CLK0 to CLK4	I/O	VCC1	These are transfer clock I/O pins.
	RxD0 to RxD4	I	VCC1	These are serial data input pins.
	TxD0 to TxD4	O	VCC1	These are serial data output pins.(except TxD2 for the N-channel open drain output.)
IIC mode	SDA0 to SDA4	I/O	VCC1	These are serial data I/O pins.(except SDA2 for the N-channel open drain output.)
	SCL0 to SCL4	I/O	VCC1	These are transfer clock I/O pins.(except SCL2 for the N-channel open drain output.)
Serial interface special function	STxD0 to STxD4	I/O	VCC1	These are serial data I/O pins.(except SDA2 for the N-channel open drain output.)
	SRxD0 to SRxD4	I	VCC1	These are serial data input pins.
	RxD0 to RxD4	I	VCC1	These are serial interface special function control pins.
HDLC	ISCLK0,ISCLK1	I/O	VCC1	These are HDLC transfer clock I/O pins.
	ISTxD0,ISTxD1	O	VCC1	These are HDLC data output pins.
	ISRxD0,ISRxD1	I	VCC1	These are HDLC data input pins.

I : Input O : Output I/O : Input and output

Table 1.7 Pin Description(3)

Signal name	Pin name	I/O type	Supply voltage	Description
Reference voltage input	VREF	I	–	Applies the reference voltage for the A-D converter.
A-D converter	AN0 to AN7	I	VCC1	Analog input pins for the A-D converter
	ADTRG	I	VCC1	This is an A-D trigger input pin.
	ANEX0	I/O	VCC1	This is the extended analog I/O pins for the A-D converter.
	ANEX1	I	VCC1	This is the extended analog input pin for the A-D converter.
D-A converter	DA0, DA1	O	VCC1	This is the Input pin for the D-A converter
I/O port	P00 to P07 P10 to P17 P20 to P27 P30 to P37 P40 to P47 P50 to P57	I/O	VCC2	These are 8-bit CMOS I/O ports. Each port has an input/output select direction register, allowing each pin in that port to be directed for input or output individually. Any port set to input can select whether to use a pull-up resistor or not by program.
	P60 to P67 P70 to P77 P90 to P97 P100 to P107	I/O	VCC1	8-bit I/O ports having equivalent functions to P0 (except P70 and P71 for the N-channel open drain output.)
	P80 to P84, P86, P87	I/O	VCC1	I/O ports having equivalent functions to P0
	P85/NMI	I	VCC1	Pin states can be read by the P8_5 bit in the P8 register.
	Key input interrupt	KI0 to KI3	I	VCC1

I : Input O : Output I/O : Input and output

2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU registers.

A register bank is comprised by 8 registers (R0, R1, R2, R3, A0, A1, SB and FB) out of 28 CPU registers. Two sets of the register banks are provided.




Figure 2.1 CPU Register

2.1 General Register

2.1.1 Data Registers (R0, R1, R2 and R3)

R0, R1, R2 and R3 are 16-bit registers for transfer, arithmetic and logic operations. R0 and R1 can be divided into high-order bits (R0H) and low-order bits (R0L) to use them as 8-bit data registers.

R0 can be combined with R2 to use the combined one as a 32-bit data register (R2R0) as well as R3R1.

2.1.2 Address Registers (A0 and A1)

A0 and A1 are 24-bit registers for A0-/A1-indirect addressing, A0-/A1-relative addressing, transfer, arithmetic and logic operation.

2.1.3 Static Base Register (SB)

SB is a 24-bit registers for SB-relative addressing.

2.1.4 Frame Base Register (FB)

FB is a 24-bit register for FB-relative addressing.

2.1.5 Program Counter (PC)

PC is 24 bits wide. It indicates an address of an instruction to be executed.

2.1.6 Interrupt Table Register (INTB)

INTB is a 24-bit register to indicate a starting address of an interrupt vector table.

2.1.7 User Stack Pointer (USP), Interrupt Stack Pointer (ISP)

USP and ISP as the stack pointer are 24 bits wide. The U flag can switch USP to ISP and vice versa. Refer to the paragraph "Flag Register (FLG)" about the U flag. USP and ISP should be set to an even number to execute an interrupt sequence efficiently.

2.1.8 Flag Register (FLG)

FLG is a 16-bit register to indicate a CPU state.

- **Carry Flag (C)**

The C flag indicates whether the carry or borrow occurs after an instruction is executed.

- **Debug Flag (D)**

The D flag is for debug only. It should be set to "0".

- **Zero Flag (Z)**

The Z flag is set to "1" when a value of zero is obtained from an arithmetic calculation; otherwise "0".

- **Sign Flag (S)**

The S flag is set to "1" when a negative value is obtained from an arithmetic calculation; otherwise "0".

• Register Bank Select Flag (B)

The register bank 0 is selected when the B flag is set to "0". The register bank 1 is selected when this flag is set to "1".

• Overflow Flag (O)

The O flag is set to "1" when a result of an arithmetic operation overflows; otherwise "0".

• Interrupt Enable Flag (I)

The I flag enables a maskable interrupt.

An interrupt is disabled when the I flag is set to "0" and is enabled when the I flag is set to "1". The I flag is set to "0" when an interrupt is acknowledged.

• Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to "0". USP is selected when this flag is set to "1".

The U flag is set to "0" when the hardware interrupt is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

• Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide. It assigns an interrupt priority levels from level 0 to level 7.

If a requested interrupt has a greater priority than IPL, the interrupt is enabled.

• Reserved Space

When write, the reserved space should be set to "0". When read, its content is indeterminate.

2.2 High-Speed Interrupt Registers

Registers associated to the high-speed interrupt are as follows. Refer to the paragraph "High-speed Interrupt" for details.

- Flag save register (SVF)
- PC save register (SVP)
- Vector register (VCT)

2.3 DMAC-associated Registers

Registers associated to DMAC are as follows. Refer to the section "DMAC" for details.

- DMA mode register (DMD0, DMD1)
- DMA transfer count register (DCT0, DCT1)
- DMA transfer count reload register (DRC0, DRC1)
- DMA memory address register (DMA0, DMA1)
- DMA SFR address register (DSA0, DSA1)
- DMA memory address reload register (DRA0, DRA1)

3. Memory

Figure 3.1 shows a memory map of the M32C/80 group.

Total address space is 16 Mbytes wide from addresses 000000₁₆ to FFFFFFF₁₆.

The internal ROM is allocated in lower addresses beginning with address FFFFFFF₁₆. For example, a 64-Kbyte internal ROM is allocated in addresses from FF0000₁₆ to FFFFFFF₁₆.

The fixed interrupt vectors are allocated in addresses from FFFFDC₁₆ to FFFFFFF₁₆. It stores the starting address of each interrupt routine. Refer to "10. Interrupt" for details.

The internal RAM is allocated in higher addresses beginning with address 000400₁₆. For example, a 8-Kbyte internal RAM are allocated in addresses from 000400₁₆ to 0023FF₁₆. It stores data, calls the subrou-tine and becomes stacks when an interrupt is acknowledged.

The SFR is allocated in addresses from 000000₁₆ to 0003FF₁₆. The control registers for the peripheral function such as I/O port, A-D conversion, serial I/O, timer are allocated here. All addresses, which have nothing allocated within the SFR, are reserved space and cannot be accessed by users.

The special page vectors are allocated in addresses FFFE00₁₆ to FFFFDB₁₆. It is used for the JMPS instruction and JSRS instruction. Refer to Renesas publication "Software Manual" for details.

In memory expansion and microprocessor modes, some spaces are reserved for future use and cannot be used by users.




Figure 3.1 Memory Map

4. Special Function Registers (SFR)

Table 4.1. SFR table(1)

Address	Register	Symbol	Value after RESET
0000 ₁₆			
0001 ₁₆			
0002 ₁₆			
0003 ₁₆			
0004 ₁₆	Processor mode register 0 (Note 2)	PM0	1000 0000 ₂ (CNVss pin ="L") 0000 0011 ₂ (CNVss pin ="H")
0005 ₁₆	Processor mode register 1	PM1	0X00 0000 ₂
0006 ₁₆	System clock control register 0	CM0	0000 X000 ₂
0007 ₁₆	System clock control register 1	CM1	0010 0000 ₂
0008 ₁₆			
0009 ₁₆	Address match interrupt enable register	AIER	0000 0000 ₂
000A ₁₆	Protect register	PRCR	XXXX 0000 ₂
000B ₁₆	External data bus width control register	DS	XXXX 1000 ₂ (BYTE pin ="L") XXXX 0000 ₂ (BYTE pin ="H")
000C ₁₆	Main clock division register	MCD	XXX0 1000 ₂
000D ₁₆	Oscillation stop detect register	CM2	0000 0000 ₂
000E ₁₆	Watchdog timer start register	WDTS	XX ₁₆
000F ₁₆	Watchdog timer control register (Note 3)	WDC	000X XXXX ₂
0010 ₁₆			0000 0000 ₂
0011 ₁₆			0000 0000 ₂
0012 ₁₆			0000 0000 ₂
0013 ₁₆	Processor mode register 2	PM2	XXXX X000 ₂
0014 ₁₆			0000 0000 ₂
0015 ₁₆			0000 0000 ₂
0016 ₁₆			0000 0000 ₂
0017 ₁₆	Voltage detection register 2 (Note 4)	VCR2	0000 0000 ₂
0018 ₁₆			0000 0000 ₂
0019 ₁₆			0000 0000 ₂
001A ₁₆			0000 0000 ₂
001B ₁₆	Voltage detection register 1 (Note 4)	VCR1	0000 1000 ₂
001C ₁₆			0000 0000 ₂
001D ₁₆			0000 0000 ₂
001E ₁₆			0000 0000 ₂
001F ₁₆	Voltage detection register 0	VCR0	0000 0000 ₂ *
0020 ₁₆			
0021 ₁₆			
0022 ₁₆			
0023 ₁₆			
0024 ₁₆			
0025 ₁₆			
0026 ₁₆	PLL control register 0	PLC0	0001 X010 ₂
0027 ₁₆	PLL control register 1	PLC1	000X 0000 ₂
0028 ₁₆			0000 0000 ₂
0029 ₁₆			0000 0000 ₂
002A ₁₆			0000 0000 ₂
002B ₁₆	RAM test register 0	RAMT0	0000 0000 ₂ *
002C ₁₆			0000 0000 ₂
002D ₁₆			0000 0000 ₂
002E ₁₆			0000 0000 ₂
002F ₁₆	Voltage down detection interrupt register	D4INT	0000 0000 ₂

NOTES:

- The blank areas are reserved and cannot be accessed by users.
 - The PM00 and PM01 bits do not change at software reset, watchdog timer reset.
 - The WDC5 bit is "0" (cold start) immediately after power-on. It can only be set to "1" in a program. It is set to "0" when the input voltage at the VCC1 pin drops to Vdet2 or less while the VC25 bit in the VCR2 register is set to "1" (RAM retention limit detection circuit enable).
 - This register does not change at software reset, watchdog timer reset.
- X : Nothing is mapped to this bit. Users cannot use any symbols with *. No access is allowed.

Table 4.2. SFR table(2)

Address	Register	Symbol	Value after RESET
0030 ₁₆			
0031 ₁₆			
0032 ₁₆			
0033 ₁₆			
0034 ₁₆			
0035 ₁₆			
0036 ₁₆			
0037 ₁₆			
0038 ₁₆ 0039 ₁₆ 003A ₁₆	Address match interrupt register 6	RMAD6	0000 0000 ₂ 0000 0000 ₂ 0000 0000 ₂
003B ₁₆			
003C ₁₆ 003D ₁₆ 003E ₁₆			Address match interrupt register 7
003F ₁₆			
0040 ₁₆			
0041 ₁₆			
0042 ₁₆			
0043 ₁₆			
0044 ₁₆			
0045 ₁₆			
0046 ₁₆			
0047 ₁₆			
0048 ₁₆	External area wait control register 0	EWCR0	X0X0 0011 ₂
0049 ₁₆	External area wait control register 1	EWCR1	X0X0 0011 ₂
004A ₁₆	External area wait control register 2	EWCR2	X0X0 0011 ₂
004B ₁₆	External area wait control register 3	EWCR3	X0X0 0011 ₂
004C ₁₆	Page mode wait control register 0	PWCR0	0001 0001 ₂
004D ₁₆	Page mode wait control register 1	PWCR1	0001 0001 ₂
004E ₁₆			
004F ₁₆			
0050 ₁₆			
0051 ₁₆			
0052 ₁₆			
0053 ₁₆			
0054 ₁₆			
0055 ₁₆			
0056 ₁₆			
0057 ₁₆			
0058 ₁₆			
0059 ₁₆			
005A ₁₆			
005B ₁₆			
005C ₁₆			
005D ₁₆			
005E ₁₆			
005F ₁₆			

NOTES:

1. The blank areas are reserved and cannot be accessed by users.
X : Nothing is mapped to this bit.

Table 4.3. SFR table(3)

Address	Register	Symbol	Value after RESET
0060 ₁₆			
0061 ₁₆			
0062 ₁₆			
0063 ₁₆			
0064 ₁₆			
0065 ₁₆			
0066 ₁₆			
0067 ₁₆			
0068 ₁₆	DMA0 interrupt control register	DM0IC	XXXX X0002
0069 ₁₆	Timer B5 interrupt control register	TB5IC	XXXX X0002
006A ₁₆	DMA2 interrupt control register	DM2IC	XXXX X0002
006B ₁₆	UART2 receive /ACK interrupt control register	S2RIC	XXXX X0002
006C ₁₆	Timer A0 interrupt control register	TA0IC	XXXX X0002
006D ₁₆	UART3 receive /ACK interrupt control register	S3RIC	XXXX X0002
006E ₁₆	Timer A2 interrupt control register	TA2IC	XXXX X0002
006F ₁₆	UART4 receive /ACK interrupt control register	S4RIC	XXXX X0002
0070 ₁₆	Timer A4 interrupt control register	TA4IC	XXXX X0002
0071 ₁₆	UART0/UART3 bus conflict detect interrupt control register	BCN0IC/BCN3IC	XXXX X0002
0072 ₁₆	UART0 receive/ACK interrupt control register	S0RIC	XXXX X0002
0073 ₁₆	A-D0 interrupt control register	AD0IC	XXXX X0002
0074 ₁₆	UART1 receive/ACK interrupt control register	S1RIC	XXXX X0002
0075 ₁₆	Intelligent I/O interrupt control register 0	IIO0IC	XXXX X0002
0076 ₁₆	Timer B1 interrupt control register	TB1IC	XXXX X0002
0077 ₁₆	Intelligent I/O interrupt control register 2	IIO2IC	XXXX X0002
0078 ₁₆	Timer B3 interrupt control register	TB3IC	XXXX X0002
0079 ₁₆			
007A ₁₆	INT5 interrupt control register	INT5IC	XX00 X0002
007B ₁₆			
007C ₁₆	INT3 interrupt control register	INT3IC	XX00 X0002
007D ₁₆			
007E ₁₆	INT1 interrupt control register	INT1IC	XX00 X0002
007F ₁₆			
0080 ₁₆			
0081 ₁₆			
0082 ₁₆			
0083 ₁₆			
0084 ₁₆			
0085 ₁₆			
0086 ₁₆			
0087 ₁₆			
0088 ₁₆	DMA1 interrupt control register	DM1IC	XXXX X0002
0089 ₁₆	UART2 transmit /NACK interrupt control register	S2TIC	XXXX X0002
008A ₁₆	DMA3 interrupt control register	DM3IC	XXXX X0002
008B ₁₆	UART3 transmit /NACK interrupt control register	S3TIC	XXXX X0002
008C ₁₆	Timer A1 interrupt control register	TA1IC	XXXX X0002
008D ₁₆	UART4 transmit /NACK interrupt control register	S4TIC	XXXX X0002
008E ₁₆	Timer A3 interrupt control register	TA3IC	XXXX X0002
008F ₁₆	UART2 bus conflict detect interrupt control register	BCN2IC	XXXX X0002

NOTES:

1. The blank areas are reserved and cannot be accessed by users.
X : Nothing is mapped to this bit.

Table 4.4. SFR table(4)

Address	Register	Symbol	Value after RESET
0090 ₁₆	UART0 transmit /NACK interrupt control register	S0TIC	XXXX X000 ₂
0091 ₁₆	UART1/UART4 bus conflict detect interrupt control register	BCN11C/BCN41C	XXXX X000 ₂
0092 ₁₆	UART1 transmit/NACK interrupt control register	S1TIC	XXXX X000 ₂
0093 ₁₆	Key input interrupt control register	KUPIC	XXXX X000 ₂
0094 ₁₆	Timer B0 interrupt control register	TB01C	XXXX X000 ₂
0095 ₁₆	Intelligent I/O interrupt control register 1	IIO11C	XXXX X000 ₂
0096 ₁₆	Timer B2 interrupt control register	TB21C	XXXX X000 ₂
0097 ₁₆	Intelligent I/O interrupt control register 3	IIO31C	XXXX X000 ₂
0098 ₁₆	Timer B4 interrupt control register	TB41C	XXXX X000 ₂
0099 ₁₆			
009A ₁₆	INT4 interrupt control register	INT41C	XX00 X000 ₂
009B ₁₆			
009C ₁₆	INT2 interrupt control register	INT21C	XX00 X000 ₂
009D ₁₆			
009E ₁₆	INT0 interrupt control register	INT01C	XX00 X000 ₂
009F ₁₆	Exit priority register	RLVL	XX0X 0000 ₂
00A0 ₁₆	Interrupt request register 0	IIO01R	0000 000X ₂
00A1 ₁₆	Interrupt request register 1	IIO11R	0000 000X ₂
00A2 ₁₆	Interrupt request register 2	IIO21R	0000 000X ₂
00A3 ₁₆	Interrupt request register 3	IIO31R	0000 000X ₂
00A4 ₁₆			
00A5 ₁₆			
00A6 ₁₆			
00A7 ₁₆			
00A8 ₁₆			
00A9 ₁₆			
00AA ₁₆			
00AB ₁₆			
00AC ₁₆			
00AD ₁₆			
00AE ₁₆			
00AF ₁₆			
00B0 ₁₆	Interrupt enable register 0	IIO01E	0000 0000 ₂
00B1 ₁₆	Interrupt enable register 1	IIO11E	0000 0000 ₂
00B2 ₁₆	Interrupt enable register 2	IIO21E	0000 0000 ₂
00B3 ₁₆	Interrupt enable register 3	IIO31E	0000 0000 ₂
00B4 ₁₆			
00B5 ₁₆			
00B6 ₁₆			
00B7 ₁₆			
00B8 ₁₆			
00B9 ₁₆			
00BA ₁₆			
00BB ₁₆			
00BC ₁₆			
00BD ₁₆			
00BE ₁₆			
00BF ₁₆			

NOTES:

1. The blank areas are reserved and cannot be accessed by users.
X : Nothing is mapped to this bit.

Table 4.5. SFR table(5)

Address	Register	Symbol	Value after RESET
00C0 ₁₆			
00C1 ₁₆			
00C2 ₁₆			
00C3 ₁₆			
00C4 ₁₆			
00C5 ₁₆			
00C6 ₁₆			
00C7 ₁₆			
00C8 ₁₆			
00C9 ₁₆			
00CA ₁₆			
00CB ₁₆			
00CC ₁₆			
00CD ₁₆			
00CE ₁₆			
00CF ₁₆			
00D0 ₁₆			
00D1 ₁₆			
00D2 ₁₆			
00D3 ₁₆			
00D4 ₁₆			
00D5 ₁₆			
00D6 ₁₆			
00D7 ₁₆			
00D8 ₁₆			
00D9 ₁₆			
00DA ₁₆			
00DB ₁₆			
00DC ₁₆			
00DD ₁₆			
00DE ₁₆			
00DF ₁₆			
00E0 ₁₆			
00E1 ₁₆			
00E2 ₁₆			
00E3 ₁₆			
00E4 ₁₆			
00E5 ₁₆			
00E6 ₁₆			
00E7 ₁₆			
00E8 ₁₆ 00E9 ₁₆	SI/O receive buffer register 0	G0RB	XXXX XXXX ₂ XX00 XXXX ₂
00EA ₁₆ 00EB ₁₆	Transmit buffer/ receive data register 0	G0TB	XX ₁₆
00EC ₁₆	Receive input register 0	G0RI	XX ₁₆
00ED ₁₆	SI/O communication mode register 0	G0MR	0000 0000 ₂
00EE ₁₆	Transmit output register 0	G0TO	XX ₁₆
00EF ₁₆	SI/O communication control register 0	G0CR	0000 X011 ₂

NOTES:

1. The blank areas are reserved and cannot be accessed by users.
X : Nothing is mapped to this bit.

Table 4.6. SFR table(6)

Address	Register	Symbol	Value after RESET
00F0 ₁₆	Data compare register 00	G0CMP0	XX ₁₆
00F1 ₁₆	Data compare register 01	G0CMP1	XX ₁₆
00F2 ₁₆	Data compare register 02	G0CMP2	XX ₁₆
00F3 ₁₆	Data compare register 03	G0CMP3	XX ₁₆
00F4 ₁₆	Data mask register 00	G0MSK0	XX ₁₆
00F5 ₁₆	Data mask register 01	G0MSK1	XX ₁₆
00F6 ₁₆	Communication clock select register	CCS	XXXX 0000 ₂
00F7 ₁₆			
00F8 ₁₆ 00F9 ₁₆	Receive CRC code register 0	G0RCRC	XX ₁₆ XX ₁₆
00FA ₁₆ 00FB ₁₆	Transmit CRC code register 0	G0TCRC	00 ₁₆ 00 ₁₆
00FC ₁₆	SI/O expansion mode register 0	G0EMR	0000 0000 ₂
00FD ₁₆	SI/O expansion receive control register 0	G0ERC	0000 0000 ₂
00FE ₁₆	SI/O special communication interrupt detect register 0	G0IRF	0000 00XX ₂
00FF ₁₆	SI/O expansion transmit control register 0	G0ETC	0000 0XXX ₂
0100 ₁₆			
0101 ₁₆			
0102 ₁₆			
0103 ₁₆			
0104 ₁₆			
0105 ₁₆			
0106 ₁₆			
0107 ₁₆			
0108 ₁₆			
0109 ₁₆			
010A ₁₆			
010B ₁₆			
010C ₁₆			
010D ₁₆			
010E ₁₆			
010F ₁₆			
0110 ₁₆			
0111 ₁₆			
0112 ₁₆			
0113 ₁₆			
0114 ₁₆			
0115 ₁₆			
0116 ₁₆			
0117 ₁₆			
0118 ₁₆			
0119 ₁₆			
011A ₁₆			
011B ₁₆			
011C ₁₆			
011D ₁₆			
011E ₁₆			
011F ₁₆			

NOTES:

1. The blank areas are reserved and cannot be accessed by users.
X : Nothing is mapped to this bit.

Table 4.7. SFR table(7)

Address	Register	Symbol	Value after RESET
0120 ₁₆			
0121 ₁₆			
0122 ₁₆			
0123 ₁₆			
0124 ₁₆			
0125 ₁₆			
0126 ₁₆			
0127 ₁₆			
0128 ₁₆ 0129 ₁₆	SI/O receive buffer register 1	G1RB	XXXX XXXX ₂ XX00 XXXX ₂
012A ₁₆ 012B ₁₆	SI/O transmit buffer/ receive data register 1	G1TB	XX ₁₆
012C ₁₆	Receive input register 1	G1RI	XX ₁₆
012D ₁₆	SI/O communication mode register 1	G1MR	0000 0000 ₂
012E ₁₆	Transmit output register 1	G1TO	XX ₁₆
012F ₁₆	SI/O communication control register 1	G1CR	0000 X011 ₂
0130 ₁₆	Data compare register 10	G1CMP0	XX ₁₆
0131 ₁₆	Data compare register 11	G1CMP1	XX ₁₆
0132 ₁₆	Data compare register 12	G1CMP2	XX ₁₆
0133 ₁₆	Data compare register 13	G1CMP3	XX ₁₆
0134 ₁₆	Data mask register 10	G1MSK0	XX ₁₆
0135 ₁₆	Data mask register 11	G1MSK1	XX ₁₆
0136 ₁₆			
0137 ₁₆			
0138 ₁₆ 0139 ₁₆	Receive CRC code register 1	G1RCRC	XX ₁₆ XX ₁₆
013A ₁₆ 013B ₁₆	Transmit CRC code register 1	G1TCRC	00 ₁₆ 00 ₁₆
013C ₁₆	SI/O expansion mode register 1	G1EMR	0000 0000 ₂
013D ₁₆	SI/O expansion receive control register 1	G1ERC	0000 0000 ₂
013E ₁₆	SI/O special communication interrupt detect register 1	G1IRF	0000 00XX ₂
013F ₁₆	SI/O expansion transmit control register 1	G1ETC	0000 0XXX ₂
0140 ₁₆			
0141 ₁₆			
0142 ₁₆			
0143 ₁₆			
0144 ₁₆			
0145 ₁₆			
0146 ₁₆			
0147 ₁₆			
0148 ₁₆			
0149 ₁₆			
014A ₁₆			
014B ₁₆			
014C ₁₆			
014D ₁₆			
014E ₁₆			
014F ₁₆			

NOTES:

1. The blank areas are reserved and cannot be accessed by users.
X : Nothing is mapped to this bit.

Table 4.8. SFR table(8)

Address	Register	Symbol	Value after RESET
0150 ₁₆			
0151 ₁₆			
0152 ₁₆			
0153 ₁₆			
0154 ₁₆			
0155 ₁₆			
0156 ₁₆			
0157 ₁₆			
0158 ₁₆			
0159 ₁₆			
015A ₁₆			
015B ₁₆			
015C ₁₆			
015D ₁₆			
015E ₁₆			
015F ₁₆			
0160 ₁₆			
0161 ₁₆			
0162 ₁₆			
0163 ₁₆			
0164 ₁₆			
0165 ₁₆			
0166 ₁₆			
0167 ₁₆			
0168 ₁₆			
0169 ₁₆			
016A ₁₆			
016B ₁₆			
016C ₁₆			
016D ₁₆			
016E ₁₆			
016F ₁₆			
0170 ₁₆			
0171 ₁₆			
0172 ₁₆			
0173 ₁₆			
0174 ₁₆			
0175 ₁₆			
0176 ₁₆			
0177 ₁₆			
0178 ₁₆			
0179 ₁₆			
017A ₁₆			
017B ₁₆			
⋮			⋮

NOTES:

1. The blank areas are reserved and cannot be accessed by users.
 X : Nothing is mapped to this bit.

Table 4.-9. SFR table(9)

Address	Register	Symbol	Value after RESET
01E0 ₁₆			
01E1 ₁₆			
01E2 ₁₆			
01E3 ₁₆			
01E4 ₁₆			
01E5 ₁₆			
01E6 ₁₆			
01E7 ₁₆			
01E8 ₁₆			
01E9 ₁₆			
01EA ₁₆			
01EB ₁₆			
01EC ₁₆			
01ED ₁₆			
01EE ₁₆			
01EF ₁₆			
01F0 ₁₆			
01F1 ₁₆			
01F2 ₁₆			
01F3 ₁₆			
01F4 ₁₆			
01F5 ₁₆			
01F6 ₁₆			
01F7 ₁₆			
01F8 ₁₆			
01F9 ₁₆			
01FA ₁₆			
01FB ₁₆			
01FC ₁₆			
01FD ₁₆			
01FE ₁₆			
01FF ₁₆			
0200 ₁₆			
0201 ₁₆			
0202 ₁₆			
0203 ₁₆			
0204 ₁₆			
0205 ₁₆			
0206 ₁₆			
0207 ₁₆			
0208 ₁₆			
0209 ₁₆			
020A ₁₆			
020B ₁₆			
020C ₁₆			
020D ₁₆			
020E ₁₆			
020F ₁₆			

NOTES:

1. The blank areas are reserved and cannot be accessed by users.
X : Nothing is mapped to this bit.

Table 4.10. SFR table(10)

Address	Register	Symbol	Value after RESET
0210 ₁₆			
0211 ₁₆			
0212 ₁₆			
0213 ₁₆			
0214 ₁₆			
0215 ₁₆			
0216 ₁₆			
0217 ₁₆			
0218 ₁₆			
0219 ₁₆			
021A ₁₆			
021B ₁₆			
021C ₁₆			
021D ₁₆			
021E ₁₆			
021F ₁₆			
0220 ₁₆			
0221 ₁₆			
0222 ₁₆			
0223 ₁₆			
0224 ₁₆			
0225 ₁₆			
0226 ₁₆			
0227 ₁₆			
0228 ₁₆			
0229 ₁₆			
022A ₁₆			
022B ₁₆			
022C ₁₆			
022D ₁₆			
022E ₁₆			
022F ₁₆			
0230 ₁₆			
0231 ₁₆			
0232 ₁₆			
0233 ₁₆			
0234 ₁₆			
0235 ₁₆			
0236 ₁₆			
0237 ₁₆			
0238 ₁₆			

NOTES:

1. The blank areas are reserved and cannot be accessed by users.
 X : Nothing is mapped to this bit.

Table 4.11. SFR table(11)

Address	Register	Symbol	Value after RESET
0239 ₁₆			
023A ₁₆			
023B ₁₆			
023C ₁₆			
023D ₁₆			
023E ₁₆			
023F ₁₆			
0240 ₁₆			
0241 ₁₆			
0242 ₁₆			
0243 ₁₆			
0244 ₁₆			
0245 ₁₆			
0246 ₁₆			
0247 ₁₆			
0248 ₁₆			
0249 ₁₆			
024A ₁₆			
024B ₁₆			
024C ₁₆			
024D ₁₆			
024E ₁₆			
024F ₁₆			
0250 ₁₆			
0251 ₁₆			
0252 ₁₆			
0253 ₁₆			
0254 ₁₆			
0255 ₁₆			
0256 ₁₆			
0257 ₁₆			
0258 ₁₆			
0259 ₁₆			
025A ₁₆			
025B ₁₆			
025C ₁₆			
025D ₁₆			
025E ₁₆			
025F ₁₆			

NOTES:

1. The blank areas are reserved and cannot be accessed by users.
X : Nothing is mapped to this bit.

Table 4.12. SFR table(12)

Address	Register	Symbol	Value after RESET
0260 ₁₆			
0261 ₁₆			
0262 ₁₆			
0263 ₁₆			
0264 ₁₆			
0265 ₁₆			
0266 ₁₆			
0267 ₁₆			
0268 ₁₆			
0269 ₁₆			
026A ₁₆			
026B ₁₆			
026C ₁₆			
026D ₁₆			
026E ₁₆			
026F ₁₆			
0270 ₁₆			
0271 ₁₆			
0272 ₁₆			
0273 ₁₆			
0274 ₁₆			
0275 ₁₆			
0276 ₁₆			
0277 ₁₆			
0278 ₁₆			
0279 ₁₆			
027A ₁₆			
027B ₁₆			
027C ₁₆			
027D ₁₆			
027E ₁₆			
027F ₁₆			
0280 ₁₆			
0281 ₁₆			
0282 ₁₆			
0283 ₁₆			
0284 ₁₆			
0285 ₁₆			
0286 ₁₆			
0287 ₁₆			
0288 ₁₆			
0289 ₁₆			
028A ₁₆			
028B ₁₆			
028C ₁₆			
028D ₁₆			
028E ₁₆			
028F ₁₆			

NOTES:

1. The blank areas are reserved and cannot be accessed by users.
 X : Nothing is mapped to this bit.

Table 4.13. SFR table(13)

Address	Register	Symbol	Value after RESET
0290 ₁₆			
0291 ₁₆			
0292 ₁₆			
0293 ₁₆			
0294 ₁₆			
0295 ₁₆			
0296 ₁₆			
0297 ₁₆			
0298 ₁₆			
0299 ₁₆			
029A ₁₆			
029B ₁₆			
029C ₁₆			
029D ₁₆			
029E ₁₆			
029F ₁₆			
02A0 ₁₆			
02A1 ₁₆			
02A2 ₁₆			
02A3 ₁₆			
02A4 ₁₆			
02A5 ₁₆			
02A6 ₁₆			
02A7 ₁₆			
02A8 ₁₆			
02A9 ₁₆			
02AA ₁₆			
02AB ₁₆			
02AC ₁₆			
02AD ₁₆			
02AE ₁₆			
02AF ₁₆			
02B0 ₁₆			
02B1 ₁₆			
02B2 ₁₆			
02B3 ₁₆			
02B4 ₁₆			
02B5 ₁₆			
02B6 ₁₆			
02B7 ₁₆			
02B8 ₁₆			

NOTES:

1. The blank areas are reserved and cannot be accessed by users.
X : Nothing is mapped to this bit.

Table 4.14. SFR table(14)

Address	Register	Symbol	Value after RESET
02B9 ₁₆			
02BA ₁₆			
02BB ₁₆			
02BC ₁₆			
02BD ₁₆			
02BE ₁₆			
02BF ₁₆			
02C0 ₁₆ 02C1 ₁₆	X0 register/Y0 register	X0R, Y0R	XX ₁₆ XX ₁₆
02C2 ₁₆ 02C3 ₁₆	X1 register/Y1 register	X1R, Y1R	XX ₁₆ XX ₁₆
02C4 ₁₆ 02C5 ₁₆	X2 register/Y2 register	X2R, Y2R	XX ₁₆ XX ₁₆
02C6 ₁₆ 02C7 ₁₆	X3 register/Y3 register	X3R, Y3R	XX ₁₆ XX ₁₆
02C8 ₁₆ 02C9 ₁₆	X4 register/Y4 register	X4R, Y4R	XX ₁₆ XX ₁₆
02CA ₁₆ 02CB ₁₆	X5 register/Y5 register	X5R, Y5R	XX ₁₆ XX ₁₆
02CC ₁₆ 02CD ₁₆	X6 register/Y6 register	X6R, Y6R	XX ₁₆ XX ₁₆
02CE ₁₆ 02CF ₁₆	X7 register/Y7 register	X7R, Y7R	XX ₁₆ XX ₁₆
02D0 ₁₆ 02D1 ₁₆	X8 register/Y8 register	X8R, Y8R	XX ₁₆ XX ₁₆
02D2 ₁₆ 02D3 ₁₆	X9 register/Y9 register	X9R, Y9R	XX ₁₆ XX ₁₆
02D4 ₁₆ 02D5 ₁₆	X10 register/Y10 register	X10R, Y10R	XX ₁₆ XX ₁₆
02D6 ₁₆ 02D7 ₁₆	X11 register/Y11 register	X11R, Y11R	XX ₁₆ XX ₁₆
02D8 ₁₆ 02D9 ₁₆	X12 register/Y12 register	X12R, Y12R	XX ₁₆ XX ₁₆
02DA ₁₆ 02DB ₁₆	X13 register/Y13 register	X13R, Y13R	XX ₁₆ XX ₁₆
02DC ₁₆ 02DD ₁₆	X14 register/Y14 register	X14R, Y14R	XX ₁₆ XX ₁₆
02DE ₁₆ 02DF ₁₆	X15 register/Y15 register	X15R, Y15R	XX ₁₆ XX ₁₆

NOTES:

1. The blank areas are reserved and cannot be accessed by users.
X : Nothing is mapped to this bit.

Table 4.15. SFR table(15)

Address	Register	Symbol	Value after RESET
02E0 ₁₆	XY control register	XYC	XXXX XX00 ₂
02E1 ₁₆			
02E2 ₁₆			
02E3 ₁₆			
02E4 ₁₆	UART1 special mode register 4	U1SMR4	0000 0000 ₂
02E5 ₁₆	UART1 special mode register 3	U1SMR3	0000 0000 ₂
02E6 ₁₆	UART1 special mode register 2	U1SMR2	0000 0000 ₂
02E7 ₁₆	UART1 special mode register	U1SMR	0000 0000 ₂
02E8 ₁₆	UART1 transmit/receive mode register	U1MR	0000 0000 ₂
02E9 ₁₆	UART1 baud rate generator	U1BRG	XX ₁₆
02EA ₁₆	UART1 transmit buffer register	U1TB	XX ₁₆
02EB ₁₆			XX ₁₆
02EC ₁₆	UART1 transmit/receive control register 0	U1C0	0000 1000 ₂
02ED ₁₆	UART1 transmit/receive control register 1	U1C1	0000 0010 ₂
02EE ₁₆	UART1 receive buffer register	U1RB	XX ₁₆
02EF ₁₆			XX ₁₆
02F0 ₁₆			
02F1 ₁₆			
02F2 ₁₆			
02F3 ₁₆			
02F4 ₁₆	UART4 special mode register 4	U4SMR4	0000 0000 ₂
02F5 ₁₆	UART4 special mode register 3	U4SMR3	0000 0000 ₂
02F6 ₁₆	UART4 special mode register 2	U4SMR2	0000 0000 ₂
02F7 ₁₆	UART4 special mode register	U4SMR	0000 0000 ₂
02F8 ₁₆	UART4 transmit/receive mode register	U4MR	0000 0000 ₂
02F9 ₁₆	UART4 baud rate generator	U4BRG	XX ₁₆
02FA ₁₆	UART4 transmit buffer register	U4TB	XX ₁₆
02FB ₁₆			XX ₁₆
02FC ₁₆	UART4 transmit/receive control register 0	U4C0	0000 1000 ₂
02FD ₁₆	UART4 transmit/receive control register 1	U4C1	0000 0010 ₂
02FE ₁₆	UART4 receive buffer register	U4RB	XX ₁₆
02FF ₁₆			XX ₁₆
0300 ₁₆	Timer B3,B4,B5 count start flag	TBSR	000X XXXX ₂
0301 ₁₆			
0302 ₁₆	Timer A1-1 register	TA11	XX ₁₆
0303 ₁₆			XX ₁₆
0304 ₁₆	Timer A2-1 register	TA21	XX ₁₆
0305 ₁₆			XX ₁₆
0306 ₁₆	Timer A4-1 register	TA41	XX ₁₆
0307 ₁₆			XX ₁₆
0308 ₁₆	Three-phase PWM control register 0	INVC0	0000 0000 ₂
0309 ₁₆	Three-phase PWM control register 1	INVC1	0000 0000 ₂
030A ₁₆	Three-phase output buffer register 0	IDB0	XX00 0000 ₂
030B ₁₆	Three-phase output buffer register 1	IDB1	XX00 0000 ₂
030C ₁₆	Dead time timer	DTT	XX ₁₆
030D ₁₆	Timer B2 interrupt generation frequency set counter	ICTB2	XX ₁₆
030E ₁₆			
030F ₁₆			

NOTES:

1. The blank areas are reserved and cannot be accessed by users.
X : Nothing is mapped to this bit.

Table 4.16. SFR table(16)

Address	Register	Symbol	Value after RESET
0310 ₁₆ 0311 ₁₆	Timer B3 register	TB3	XX ₁₆ XX ₁₆
0312 ₁₆ 0313 ₁₆	Timer B4 register	TB4	XX ₁₆ XX ₁₆
0314 ₁₆ 0315 ₁₆	Timer B5 register	TB5	XX ₁₆ XX ₁₆
0316 ₁₆			
0317 ₁₆			
0318 ₁₆			
0319 ₁₆			
031A ₁₆			
031B ₁₆	Timer B3 mode register	TB3MR	00XX 0000 ₂
031C ₁₆	Timer B4 mode register	TB4MR	00XX 0000 ₂
031D ₁₆	Timer B5 mode register	TB5MR	00XX 0000 ₂
031E ₁₆			
031F ₁₆	External interrupt cause select register	IFSR	0000 0000 ₂
0320 ₁₆			
0321 ₁₆			
0322 ₁₆			
0323 ₁₆			
0324 ₁₆	UART3 special mode register 4	U3SMR4	0000 0000 ₂
0325 ₁₆	UART3 special mode register 3	U3SMR3	0000 0000 ₂
0326 ₁₆	UART3 special mode register 2	U3SMR2	0000 0000 ₂
0327 ₁₆	UART3 special mode register	U3SMR	0000 0000 ₂
0328 ₁₆	UART3 transmit/receive mode register	U3MR	0000 0000 ₂
0329 ₁₆	UART3 baud rate generator	U3BRG	XX ₁₆
032A ₁₆ 032B ₁₆	UART3 transmit buffer register	U3TB	XX ₁₆ XX ₁₆
032C ₁₆	UART3 transmit/receive control register 0	U3C0	0000 1000 ₂
032D ₁₆	UART3 transmit/receive control register 1	U3C1	0000 0010 ₂
032E ₁₆ 032F ₁₆	UART3 receive buffer register	U3RB	XX ₁₆ XX ₁₆
0330 ₁₆			
0331 ₁₆			
0332 ₁₆			
0333 ₁₆			
0334 ₁₆	UART2 special mode register 4	U2SMR4	0000 0000 ₂
0335 ₁₆	UART2 special mode register 3	U2SMR3	0000 0000 ₂
0336 ₁₆	UART2 special mode register 2	U2SMR2	0000 0000 ₂
0337 ₁₆	UART2 special mode register	U2SMR	0000 0000 ₂
0338 ₁₆	UART2 transmit/receive mode register	U2MR	0000 0000 ₂
0339 ₁₆	UART2 baud rate generator	U2BRG	XX ₁₆
033A ₁₆ 033B ₁₆	UART2 transmit buffer register	U2TB	XX ₁₆ XX ₁₆
033C ₁₆	UART2 transmit/receive control register 0	U2C0	0000 1000 ₂
033D ₁₆	UART2 transmit/receive control register 1	U2C1	0000 0010 ₂
033E ₁₆ 033F ₁₆	UART2 receive buffer register	U2RB	XX ₁₆ XX ₁₆

NOTES:

1. The blank areas are reserved and cannot be accessed by users.
X : Nothing is mapped to this bit.

Table 4.17. SFR table(17)

Address	Register	Symbol	Value after RESET
0340 ₁₆	Count start flag	TABSR	0000 0000 ₂
0341 ₁₆	Clock prescaler reset flag	CPSRF	0XXX XXXX ₂
0342 ₁₆	One-shot start flag	ONSF	0000 0000 ₂
0343 ₁₆	Trigger select register	TRGSR	0000 0000 ₂
0344 ₁₆	Up-down flag	UDF	0000 0000 ₂
0345 ₁₆			
0346 ₁₆ 0347 ₁₆	Timer A0 register	TA0	XX ₁₆ XX ₁₆
0348 ₁₆ 0349 ₁₆	Timer A1 register	TA1	XX ₁₆ XX ₁₆
034A ₁₆ 034B ₁₆	Timer A2 register	TA2	XX ₁₆ XX ₁₆
034C ₁₆ 034D ₁₆	Timer A3 register	TA3	XX ₁₆ XX ₁₆
034E ₁₆ 034F ₁₆	Timer A4 register	TA4	XX ₁₆ XX ₁₆
0350 ₁₆ 0351 ₁₆	Timer B0 register	TB0	XX ₁₆ XX ₁₆
0352 ₁₆ 0353 ₁₆	Timer B1 register	TB1	XX ₁₆ XX ₁₆
0354 ₁₆ 0355 ₁₆	Timer B2 register	TB2	XX ₁₆ XX ₁₆
0356 ₁₆	Timer A0 mode register	TA0MR	0000 0X00 ₂
0357 ₁₆	Timer A1 mode register	TA1MR	0000 0X00 ₂
0358 ₁₆	Timer A2 mode register	TA2MR	0000 0X00 ₂
0359 ₁₆	Timer A3 mode register	TA3MR	0000 0X00 ₂
035A ₁₆	Timer A4 mode register	TA4MR	0000 0X00 ₂
035B ₁₆	Timer B0 mode register	TB0MR	00XX 0000 ₂
035C ₁₆	Timer B1 mode register	TB1MR	00XX 0000 ₂
035D ₁₆	Timer B2 mode register	TB2MR	00XX 0000 ₂
035E ₁₆	Timer B2 special mode register	TB2SC	XXXX XXX0 ₂
035F ₁₆	Count source prescaler register	TCSPR	0XXX 0000 ₂
0360 ₁₆			
0361 ₁₆			
0362 ₁₆			
0363 ₁₆			
0364 ₁₆	UART0 special mode register 4	U0SMR4	0000 0000 ₂
0365 ₁₆	UART0 special mode register 3	U0SMR3	0000 0000 ₂
0366 ₁₆	UART0 special mode register 2	U0SMR2	0000 0000 ₂
0367 ₁₆	UART0 special mode register	U0SMR	0000 0000 ₂
0368 ₁₆	UART0 transmit/receive mode register	U0MR	0000 0000 ₂
0369 ₁₆	UART0 baud rate generator	U0BRG	XX ₁₆
036A ₁₆ 036B ₁₆	UART0 transmit buffer register	U0TB	XX ₁₆ XX ₁₆
036C ₁₆	UART0 transmit/receive control register 0	U0C0	0000 1000 ₂
036D ₁₆	UART0 transmit/receive control register 1	U0C1	0000 0010 ₂
036E ₁₆ 036F ₁₆	UART0 receive buffer register	U0RB	XX ₁₆ XX ₁₆

NOTES:

1. The blank areas are reserved and cannot be accessed by users.
X : Nothing is mapped to this bit.

Table 4.18. SFR table(18)

Address	Register	Symbol	Value after RESET
0370 ₁₆			
0371 ₁₆			
0372 ₁₆			
0373 ₁₆			
0374 ₁₆			
0375 ₁₆			
0376 ₁₆			
0377 ₁₆			
0378 ₁₆	DMA0 cause select register	DM0SL	0X00 0000 ₂
0379 ₁₆	DMA1 cause select register	DM1SL	0X00 0000 ₂
037A ₁₆	DMA2 cause select register	DM2SL	0X00 0000 ₂
037B ₁₆	DMA3 cause select register	DM3SL	0X00 0000 ₂
037C ₁₆	CRC data register	CRCD	XX ₁₆
037D ₁₆			XX ₁₆
037E ₁₆	CRC input register	CRCIN	XX ₁₆
037F ₁₆			
0380 ₁₆	A-D0 register 0	AD00	XX ₁₆
0381 ₁₆			XX ₁₆
0382 ₁₆	A-D0 register 1	AD01	XX ₁₆
0383 ₁₆			XX ₁₆
0384 ₁₆	A-D0 register 2	AD02	XX ₁₆
0385 ₁₆			XX ₁₆
0386 ₁₆	A-D0 register 3	AD03	XX ₁₆
0387 ₁₆			XX ₁₆
0388 ₁₆	A-D0 register 4	AD04	XX ₁₆
0389 ₁₆			XX ₁₆
038A ₁₆	A-D0 register 5	AD05	XX ₁₆
038B ₁₆			XX ₁₆
038C ₁₆	A-D0 register 6	AD06	XX ₁₆
038D ₁₆			XX ₁₆
038E ₁₆	A-D0 register 7	AD07	XX ₁₆
038F ₁₆			XX ₁₆
0390 ₁₆			
0391 ₁₆			
0392 ₁₆	A-D0 control register 4	AD0CON4	XXXX 00XX ₂
0393 ₁₆			
0394 ₁₆	A-D0 control register 2	AD0CON2	XX0X XXX0 ₂
0395 ₁₆	A-D0 control register 3	AD0CON3	XXXX X000 ₂
0396 ₁₆	A-D0 control register 0	AD0CON0	0000 0000 ₂
0397 ₁₆	A-D0 control register 1	AD0CON1	0000 0000 ₂
0398 ₁₆	D-A register 0	DA0	XX ₁₆
0399 ₁₆			
039A ₁₆	D-A register 1	DA1	XX ₁₆
039B ₁₆			
039C ₁₆	D-A control register	DACON	XXXX XX00 ₂
039D ₁₆			
039E ₁₆			
039F ₁₆			

NOTES:

1. The blank areas are reserved and cannot be accessed by users.
X : Nothing is mapped to this bit.

Table 4.19. SFR table(19)

Address	Register	Symbol	Value after RESET
03A0 ₁₆			
03A1 ₁₆			
03A2 ₁₆			
03A3 ₁₆			
03A4 ₁₆			
03A5 ₁₆			
03A6 ₁₆			
03A7 ₁₆	Function select register D1	PSD1	X0XX XX00 ₂
03A8 ₁₆			
03A9 ₁₆			
03AA ₁₆			
03AB ₁₆			
03AC ₁₆	Function select register C2	PSC2	XXXX X00X ₂
03AD ₁₆	Function select register C3	PSC3	X0XX XXXX ₂
03AE ₁₆			
03AF ₁₆	Function select register C	PSC	00X0 0000 ₂
03B0 ₁₆	Function select register A0	PS0	0000 0000 ₂
03B1 ₁₆	Function select register A1	PS1	0000 0000 ₂
03B2 ₁₆	Function select register B0	PSL0	0000 0000 ₂
03B3 ₁₆	Function select register B1	PSL1	0000 0000 ₂
03B4 ₁₆	Function select register A2	PS2	00X0 0000 ₂
03B5 ₁₆	Function select register A3	PS3	0000 0000 ₂
03B6 ₁₆	Function select register B2	PSL2	00X0 0000 ₂
03B7 ₁₆	Function select register B3	PSL3	0000 0000 ₂
03B8 ₁₆			
03B9 ₁₆			
03BA ₁₆			
03BB ₁₆			
03BC ₁₆			
03BD ₁₆			
03BE ₁₆			
03BF ₁₆			
03C0 ₁₆	Port P6 register	P6	XX ₁₆
03C1 ₁₆	Port P7 register	P7	XX ₁₆
03C2 ₁₆	Port P6 direction register	PD6	0000 0000 ₂
03C3 ₁₆	Port P7 direction register	PD7	0000 0000 ₂
03C4 ₁₆	Port P8 register	P8	XX ₁₆
03C5 ₁₆	Port P9 register	P9	XX ₁₆
03C6 ₁₆	Port P8 direction register	PD8	00X0 0000 ₂
03C7 ₁₆	Port P9 direction register	PD9	0000 0000 ₂
03C8 ₁₆	Port P10 register	P10	XX ₁₆
03C9 ₁₆			
03CA ₁₆	Port P10 direction register	PD10	0000 0000 ₂
03CB ₁₆			
03CC ₁₆			
03CD ₁₆			
03CE ₁₆			
03CF ₁₆			

NOTES:

1. The blank areas are reserved and cannot be accessed by users.
X : Nothing is mapped to this bit.

Table 4.20. SFR table(20)

Address	Register	Symbol	Value after RESET
03D0 ₁₆			
03D1 ₁₆			
03D2 ₁₆			
03D3 ₁₆			
03D4 ₁₆			
03D5 ₁₆			
03D6 ₁₆			
03D7 ₁₆			
03D8 ₁₆			
03D9 ₁₆			
03DA ₁₆	Pull-up control register 2	PUR2	0000 0000 ₂
03DB ₁₆	Pull-up control register 3	PUR3	XXXX XX00 ₂
03DC ₁₆			
03DD ₁₆			
03DE ₁₆			
03DF ₁₆			
03E0 ₁₆	Port P0 register	P0	XX ₁₆
03E1 ₁₆	Port P1 register	P1	XX ₁₆
03E2 ₁₆	Port P0 direction register	PD0	0000 0000 ₂
03E3 ₁₆	Port P1 direction register	PD1	0000 0000 ₂
03E4 ₁₆	Port P2 register	P2	XX ₁₆
03E5 ₁₆	Port P3 register	P3	XX ₁₆
03E6 ₁₆	Port P2 direction register	PD2	0000 0000 ₂
03E7 ₁₆	Port P3 direction register	PD3	0000 0000 ₂
03E8 ₁₆	Port P4 register	P4	XX ₁₆
03E9 ₁₆	Port P5 register	P5	XX ₁₆
03EA ₁₆	Port P4 direction register	PD4	0000 0000 ₂
03EB ₁₆	Port P5 direction register	PD5	0000 0000 ₂
03EC ₁₆			
03ED ₁₆			
03EE ₁₆			
03EF ₁₆			
03F0 ₁₆	Pull-up control register 0	PUR0	0000 0000 ₂
03F1 ₁₆	Pull-up control register 1	PUR1	XXXX 0000 ₂
03F2 ₁₆			
03F3 ₁₆			
03F4 ₁₆			
03F5 ₁₆			
03F6 ₁₆			
03F7 ₁₆			
03F8 ₁₆			
03F9 ₁₆			
03FA ₁₆			
03FB ₁₆			
03FC ₁₆			
03FD ₁₆			
03FE ₁₆			
03FF ₁₆	Port control register	PCR	XXXX XXX0 ₂

NOTES:



1. The blank areas are reserved and cannot be accessed by users.
X : Nothing is mapped to this bit.

Package Dimensions

100P6Q-A (MMP)

Plastic 100pin 14X14mm body LQFP

EIAJ Package Code	JEDEC Code	Weight(g)	Lead Material
LQFP100-P-1414-0.50	-	0.63	Cu Alloy





Recommended Mount Pad

Symbol	Dimension in Millimeters		
	Min	Nom	Max
A	-	-	1.7
A1	0	0.1	0.2
A2	-	1.4	-
b	0.13	0.18	0.28
c	0.105	0.125	0.175
D	13.9	14.0	14.1
E	13.9	14.0	14.1
e	-	0.5	-
Hd	15.8	16.0	16.2
HE	15.8	16.0	16.2
L	0.3	0.5	0.7
L1	-	1.0	-
Lp	0.45	0.6	0.75
A3	-	0.25	-
x	-	-	0.08
y	-	-	0.1
theta	0°	-	10°
b2	-	0.225	-
l2	0.9	-	-
Md	-	14.4	-
ME	-	14.4	-

100P6S-A (MMP)

Plastic 100pin 14X20mm body QFP

EIAJ Package Code	JEDEC Code	Weight(g)	Lead Material
QFP100-P-1420-0.65	-	1.58	Alloy 42



Recommended Mount Pad

Symbol	Dimension in Millimeters		
	Min	Nom	Max
A	-	-	3.05
A1	0	0.1	0.2
A2	-	2.8	-
b	0.25	0.3	0.4
c	0.13	0.15	0.2
D	13.8	14.0	14.2
E	19.8	20.0	20.2
e	-	0.65	-
Hd	16.5	16.8	17.1
HE	22.5	22.8	23.1
L	0.4	0.6	0.8
L1	-	1.4	-
x	-	-	0.13
y	-	-	0.1
theta	0°	-	10°
b2	-	0.35	-
l2	1.3	-	-
Md	-	14.6	-
ME	-	20.6	-

REVISION HISTORY

M32C/80 Group Short Sheet / Data Sheet

Rev.	Date	Description																			
		Page	Summary																		
0.10	Sep. 13, 2002	–	First edition issued																		
0.11	Sep. 19, 2002	3	Table 1.1.1 "CAN" deleted.																		
0.12	Nov. 20, 2002	3	Table 1.1.1 "4.2 to 5.5V" --> "3.0 to 5.5V" "3.0 to 3.6V (f(XIN)=20MHz without software wait)." deleted. "26mA (f(XIN)=20MHz without software wait, Vcc=3.3V)" deleted.																		
0.30	Aug. 07, 2002	–	<table border="0"> <tr> <td>1. Overview</td> <td>changed.</td> </tr> <tr> <td>1.2 Performance Outline</td> <td>changed.</td> </tr> <tr> <td>1.3 Block Diagram</td> <td>added.</td> </tr> <tr> <td>1.5 Pin Assignments</td> <td>changed.</td> </tr> <tr> <td>Table 1.3 Pin Characteristics for 100-Pin Package</td> <td>changed.</td> </tr> <tr> <td>1.6 Pin Description</td> <td>added.</td> </tr> <tr> <td>2. Central Processing Unit (CPU)</td> <td>added.</td> </tr> <tr> <td>3. Memory</td> <td>added.</td> </tr> <tr> <td>4. Special Function Registers (SFR)</td> <td>added.</td> </tr> </table>	1. Overview	changed.	1.2 Performance Outline	changed.	1.3 Block Diagram	added.	1.5 Pin Assignments	changed.	Table 1.3 Pin Characteristics for 100-Pin Package	changed.	1.6 Pin Description	added.	2. Central Processing Unit (CPU)	added.	3. Memory	added.	4. Special Function Registers (SFR)	added.
1. Overview	changed.																				
1.2 Performance Outline	changed.																				
1.3 Block Diagram	added.																				
1.5 Pin Assignments	changed.																				
Table 1.3 Pin Characteristics for 100-Pin Package	changed.																				
1.6 Pin Description	added.																				
2. Central Processing Unit (CPU)	added.																				
3. Memory	added.																				
4. Special Function Registers (SFR)	added.																				

Keep safety first in your circuit designs!

1. Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
 2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (<http://www.renesas.com>).
 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
 5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
 6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
 8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.
-



<http://www.renesas.com>

