REJ09B0019-0091Z





R8C/10 Group Hardware Manual

RENESAS 16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / R8C /Tiny SERIES



Before using this material, please visit our website to confirm that this is the most current document available.

Rev. 0.91 Revision date: Sep 8, 2003 RenesasTechnology www.renesas.com

Keep safety first in your circuit designs!

 Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
- Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (http://www.renesas.com).


- When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
 Any diversion or reexport contrary to the export control laws and regulations of Japan and/ or the country of destination is prohibited.
- Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.

How to Use This Manual

This hardware manual provides detailed information on features in the R8C/10 Group microcomputer.

Users are expected to have basic knowledge of electric circuits, logical circuits and microcomputer.

Each register diagram contains bit functions with the following symbols and descriptions.



*1

Blank: Set to "0" or "1" according to your intended use

- 0: Set to "0"
- 1: Set to "1"
- X: Nothing is assigned

*2

- RW: Read and write
- RO: Read only
- WO: Write only
- -: Nothing is assigned

*3

Terms to use here are explained as follows.

Nothing is assigned

Nothing is assigned to the bit concerned. When write, set to "0" for new function in future plan.

Reserved bit

Reserved bit. Set the specified value.

Avoid this setting

The operation at having selected is not guaranteed.

 Function varies depending on each operation mode Bit function varies depending on peripheral function mode. Refer to register diagrams in each mode.

M16C Family Documents

Document	Contents
Short Sheet	Hardware overview
Data Sheet	Hardware overview and electrical characteristics
Hardware Manual	Hardware specifications (pin assignments, memory maps, specifications of peripheral func- tions, electrical characteristics, timing charts)
Software Manual	Detailed description about instructions and mi- crocomputer performance by each instruction
Application Note	 Application examples of peripheral functions Sample programs Introductory description about basic functions in M16C family Programming method with the assembly and C languages

Table of Contents

SFR Page Reference

Chapter 1. Overview	1
1.1 Applications	1
1.2 Performance Outline	2
1.3 Block Diagram	
1.4 Product Information	
1.5 Pin Assignments	
1.6 Pin Description	
•	
Chapter 2. Central Processing Unit (CPU)	7
2.1 Data Registers (R0, R1, R2 and R3)	7
2.2 AddressRegisters (A0 and A1)	7
2.3 Frame Base Register(FB)	8
2.4 Interrupt Table Register (INTB)	
2.5 Program Counter (PC)	
2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)	
2.7 Static Base Register (SB)	
2.8 Flag Register (FLG)	
2.8.1 Carry Flag (C Flag)	
2.8.2 Debug Flag (D Flag)	
2.8.3 Zero Flag (Z Flag)	
2.8.4 Sign Flag (S Flag)	
2.8.5 Register Bank Select Flag (B Flag)	8
2.8.6 Overflow Flag (O Flag)	
2.8.7 Interrupt Enable Flag (I Flag)	
2.8.8 Stack Pointer Select Flag (U Flag)	
2.8.9 Processor Interrupt Priority Level(IPL) 2.8.10 Reserved Area	
Chapter 3. Memory	9
Chapter 4. Special Function Registers (SFR)	10
Chapter 5. Reset	14
5.1 Hardware Reset	
5.2 Software Reset	
5.3 Watchdog Timer Reset	
Chapter 6. Clock Generating Circuit	17

6.1 Main Clock	21
6.2 Ring Oscillator Clock	
6.3 CPU Clock and Peripheral Function Clock	
6.3.1 CPU Clock	
6.3.2 Peripheral Function Clock (f1, f2, f8, f32, fAD, f1SIO, f8SIO, f32SIO)	
6.3.3 fring and fring128	
6.4 Power Control	24
6.4.1 Normal Operation Mode	
6.4.2 Wait Mode	-
6.4.3 Stop Mode	
6.5 Oscillation Stop Detection Function	
6.5.1 How to Use Oscillation Stop Detection Function	
Chapter 7. Protection	31
Chapter 8. Processor Mode	32
8.1 Types of Processor Mode	
Chapter 9. Bus	33
Chapter 10. Interrupt	
10.1.1 Type of Interrupts	
10.1.2 Software Interrupts	
10.1.3 Hardware Interrupts	
10.1.4 Interrupts and Interrupt Vector	
10.1.5 Interrupt Control	
10.2 INT Interrupt	
10.2.1 INTO Interrupt	
10.2.2 INTO Input Filter	
10.2.3 INT1 Interrupt and INT2 Interrupt	
10.2.4 INT3 Interrupt	
10.3 Key Input Interrupt	
10.4 Address Match Interrupt	
Chapter 11. Watchdog Timer	
Chapter 12. Timers	56
12.1 Timer X	
12.1.1 Timer Mode	
12.1.2 Pulse Output Mode	
12.1.3 Event Counter Mode	
12.1.4 Pulse Width Measurement Mode	
12.1.5 Pulse Period Measurement Mode	
12.2 Timer Y	66

12.2.1 Timer Mode	69
12.2.2 Programmable Waveform Generation Mode	71
12.3 Timer Z	74
12.3.1Timer Mode	77
12.3.2 Programmable Waveform Generation Mode	
12.3.3 Programmable One-shot Generation Mode	
12.3.4 Programmable Wait One-shot Generation Mode	
12.4 Timer C	
Chapter 13. Serial I/O	90
13.1 Clock Synchronous Serial I/O Mode	
13.1.1 Polarity Select Function	
13.1.2 LSB First/MSB First Select Function	98
13.1.3 Continuous Receive Mode	99
13.2 Clock Asynchronous Serial I/O (UART) Mode	100
13.2.1 TxD10/RxD1 Select Function (UART1)	
13.2.2 TxD11 Select Function (UART1)	
Chapter 14. A-D Converter	104
14.1 One-shot Mode	108
14.2 Repeat Mode	109
14.3 Sample & Hold	
Chapter 15. Programmable I/O Ports	111
15. 1 Description	111
15.1.1 Port Pi Direction Register (PDi Register, i = 0, 1, 3, 4)	
15.1.2 Port Pi Register (Pi Register, i = 0 to 4)	111
15.1.3 Pull-up Control Register 0, Pull-up Control Register 1 (PUR0 and PUR1 Registers)	111
15.1.4 Port P1 Drive Capacity Control Register (DRR Register)	
15.2 Unassigned Pin Handling	118
Chapter 16. Electrical Characteristics	119
Chapter 17. Flash Memory Version	125
17.1 Overview	125
17.2 Memory Map	
17.3 Functions To Prevent Flash Memory from Rewriting	
17.3.1 ID Code Check Function	
17 4 CPU Rewrite Mode	128
17.4 CPU Rewrite Mode	
17.4.1 EW0 Mode	129
	129 129
17.4.1 EW0 Mode 17.4.2 EW1 Mode	129 129 135

17.5 Standard Serial I/O Mode	142
17.5.1 ID Code Check Function	142
Chapter 18. On-chip Debugger	146
18.1 Address Match Interrupt	146
18.2 Single Step Interrupt	146
18.3 UART1	
18.4 BRK Instrucstion	146
Chapter 19. Usage Notes	147
19.1 Stop Mode and Wait Mode	147
19.2 Interrupts	147
19.2.1 Reading Address 0000016	147
19.2.2 SP Setting	
19.2.3 External Interrupt and Key Input Interrupt	
19.2.4 Watchdog Timer Interrupt	
19.2.5 Changing Interrupt Source	
19.2.6 Changing Interrupt Control Register	
19.3 Timers	
19.3.1 Timers X, Y and Z	
19.3.2 Timer X	
19.3.3 Timer Z 19.3.4 Timer C	
19.4 Serial I/O	
19.5 A-D Converter	
19.6 Flash Memory Version	
19.6.1 CPU Rewrite Mode	
19.7 Noise	
Chapter 20. Usage Notes for On-chip Debugger	
Appendix 1 Package Dimensions	157
Appendix 2 Connecting Examples for Serial Writer	and
On-chip Debugging Emulator	158
Register Index	160

R8C/10 Group Usage Note Reference Book

For the most current Usage Note Reference Book, please visit our website.

SFR Page Reference

Address	Register	Symbol	Page
000016			
000116			
000216			
000316			
000416	Processor mode register 0	PM0	32
000516	Processor mode register 1	PM1	32
000616	System clock control register 0	CM0	19
000716	System clock control register 1	CM1	19
000816		_	
000916	Address match interrupt enable register	AIER	53
000A16	Protect register	PRCR	31
000B16	······································		
000C16	Oscillation stop detection register	OCD	20
000D16	Watchdog timer reset register	WDTR	55
000E16	Watchdog timer start register	WDTS	55
000F16	Watchdog timer control register	WDC	55
001016	Address match interrupt register 0	RMAD0	53
001116	, across mator interrupt register o		- 55
001216			
001316			
001416	Address match interrupt register 1	RMAD1	53
001516	. as our mater interrupt register i		00
001616			
001716			
001816			
001916			
001A16			
001B16			
001D16			
001D16			
001E16	INT0 input filter select register	INTOF	47
001E16			4/
002016			
002116			
002216			
002316			
002416			
002516			
002616			
002716			
002816			
002016			
002916 002A16			
002A16			
002D16			
002C16			
002D16			
002E16			
002F16			
003016			
003216			
003416			
003516			
003616			
003716			
003816			
003916			
003A16			
003B16			
003C16			
		1	1
003D16 003E16			

Address 004016	Register	Symbol	Page
004116		<u> </u>	<u> </u>
004118			
004216			
004316			
004516			
004616			
004716			
004816			
004916			
004A16			
004B16			
004C16			
004D16	Key input interrupt control register	KUPIC	40
004E16	A-D conversion interrupt control register	ADIC	40
004F16	1 5		
005016			
005116	UART0 transmit interrupt control register	SOTIC	40
005216	UART0 receive interrupt control register	SORIC	40
005316	UART1 transmit interrupt control register	S1TIC	40
005416	UART1 receive interrupt control register	S1RIC	40
005516		INT2IC	40
005516	INT2 interrupt control register Timer X interrupt control register	TXIC	40
005016	Timer Y interrupt control register	TYIC	40
005716			-
	Timer Z interrupt control register	TZIC	40
005916	INT1 interrupt control register	INT1IC	40
005A16	INT3 interrupt control register	INT3IC	40
005B16	Timer C interrupt control register	TCIC	40
005C16			
005D16	INT0 interrupt control register	INTOIC	40
005E16			
005F16			
006016			
006116			
006216			
006316			
006416			
006516			<u> </u>
006616			
006716			<u> </u>
006816		-	
			<u> </u>
006916			<u> </u>
006A16			<u> </u>
006B16			
006C16			
006D16			
006E16			
006F16		L	
007016			L
007116			
007216			
007316			
007416			
007516			
007616			
007716			
007816			
007916		1	
007A16		1	
		<u> </u>	<u> </u>
		1	L
007B16			
007B16 007C16			
007B16			

Blank columns are all reserved space. No use is allowed.

SFR Page Reference

	Register	Symbol	Page
008016	Timer Y, Z mode register	TYZMR	66/74
008116	Prescaler Y register	PREY	67
008216	Timer Y secondary register	TYSC	67
008316	Timer Y primary register	TYPR	67
008416	Timer Y, Z waveform output control register		68/76
008516	Prescaler Z register	PREZ	75
008616	Timer Z secondary register	TZSC	75
008716	Timer Z primary register	TZPR	75
008816			
008916		TV700	07/75
008A16	Timer Y, Z output control register	TYZOC	67/75
008B16	Timer X mode register Prescaler X register	TXMR PREX	<u>57</u> 58
008C16	Timer X register register	TX	
008D16	Count source set register	TCSS	<u>58</u> 58
008E16		1033	50
008F16	Tinong Quanciatan	то	00
009016	Timer C register	тс	88
009116			
009216			
009416			
009516	External input enable register	INTEN	47
009616 009716			4/
009716	Key input enable register	KIEN	51
		NEN	51
009916 009A16	Timer C control register 0	TCC0	88
009A16	Timer C control register 1	TCC1	88
009B16 009C16	Capture register	TMO	88
	oupturo rogiotor	11110	00
009D16 009E16			
009E16			
009F16	UART0 transmit/receive mode register	U0MR	93
00A016	UARTO bit rate generator	U0BRG	92
		UOTB	
	UART0 transmit buffer register		92
00A216	er a tre a anon a banen register	0015	
00A316	<u> </u>		03
00A316 00A416	UART0 transmit/receive control register 0	U0C0	93
00A316 00A416 00A516	UART0 transmit/receive control register 0 UART0 transmit/receive control register 1	U0C0 U0C1	94
00A316 00A416 00A516 00A616	UART0 transmit/receive control register 0	U0C0	
00A316 00A416 00A516 00A616 00A716	UART0 transmit/receive control register 0 UART0 transmit/receive control register 1 UART0 receive buffer register	U0C0 U0C1 U0RB	94 92
00A316 00A416 00A516 00A616 00A716 00A816	UART0 transmit/receive control register 0 UART0 transmit/receive control register 1 UART0 receive buffer register UART1 transmit/receive mode register	U0C0 U0C1 U0RB U1MR	94 92 93
00A316 00A416 00A516 00A616 00A716 00A816 00A916	UART0 transmit/receive control register 0 UART0 transmit/receive control register 1 UART0 receive buffer register UART1 transmit/receive mode register UART1 bit rate generator	U0C0 U0C1 U0RB U1MR U1BRG	94 92 93 92
00A316 00A416 00A516 00A616 00A716 00A816 00A916 00AA16	UART0 transmit/receive control register 0 UART0 transmit/receive control register 1 UART0 receive buffer register UART1 transmit/receive mode register	U0C0 U0C1 U0RB U1MR	94 92 93
00A316 00A416 00A516 00A616 00A716 00A816 00A916 00AA16 00AB16	UART0 transmit/receive control register 0 UART0 transmit/receive control register 1 UART0 receive buffer register UART1 transmit/receive mode register UART1 bit rate generator UART1 transmit buffer register	U0C0 U0C1 U0RB U1MR U1BRG U1TB	94 92 93 92 92 92
00A316 00A416 00A516 00A616 00A716 00A816 00A916 00AA16 00AB16 00AC16	UART0 transmit/receive control register 0 UART0 transmit/receive control register 1 UART0 receive buffer register UART1 transmit/receive mode register UART1 bit rate generator UART1 transmit buffer register UART1 transmit/receive control register 0	U0C0 U0C1 U0RB U1MR U1BRG U1TB U1C0	94 92 93 92 92 92 93
00A316 00A416 00A516 00A616 00A716 00A816 00A916 00AB16 00AC16 00AD16	UART0 transmit/receive control register 0 UART0 transmit/receive control register 1 UART0 receive buffer register UART1 transmit/receive mode register UART1 bit rate generator UART1 transmit buffer register UART1 transmit/receive control register 0 UART1 transmit/receive control register 1	U0C0 U0C1 U0RB U1MR U1BRG U1TB U1C0 U1C1	94 92 93 92 92 92 92 93 94
00A316 00A416 00A516 00A616 00A716 00A816 00A916 00AA16 00AB16 00AC16 00AD16 00AE16	UART0 transmit/receive control register 0 UART0 transmit/receive control register 1 UART0 receive buffer register UART1 transmit/receive mode register UART1 bit rate generator UART1 transmit buffer register UART1 transmit/receive control register 0	U0C0 U0C1 U0RB U1MR U1BRG U1TB U1C0	94 92 93 92 92 92 93
00A316 00A416 00A516 00A616 00A716 00A816 00A916 00AA16 00AC16 00AD16 00AE16 00AF16	UART0 transmit/receive control register 0 UART0 transmit/receive control register 1 UART0 receive buffer register UART1 transmit/receive mode register UART1 bit rate generator UART1 transmit buffer register UART1 transmit/receive control register 0 UART1 transmit/receive control register 1 UART1 receive buffer register	U0C0 U0C1 U0RB U1MR U1BRG U1TB U1C0 U1C1 U1RB	94 92 93 92 92 92 92 93 94
00A316 00A416 00A516 00A616 00A716 00A916 00A916 00A916 00A16 00AC16 00AC16 00AD16 00AE16 00AF16 00B016	UART0 transmit/receive control register 0 UART0 transmit/receive control register 1 UART0 receive buffer register UART1 transmit/receive mode register UART1 bit rate generator UART1 transmit buffer register UART1 transmit/receive control register 0 UART1 transmit/receive control register 1	U0C0 U0C1 U0RB U1MR U1BRG U1TB U1C0 U1C1	94 92 93 92 92 92 93 94 92
00A316 00A416 00A516 00A616 00A716 00A816 00A916 00AA16 00AC16 00AD16 00AE16 00AF16	UART0 transmit/receive control register 0 UART0 transmit/receive control register 1 UART0 receive buffer register UART1 transmit/receive mode register UART1 bit rate generator UART1 transmit buffer register UART1 transmit/receive control register 0 UART1 transmit/receive control register 1 UART1 receive buffer register	U0C0 U0C1 U0RB U1MR U1BRG U1TB U1C0 U1C1 U1RB	94 92 93 92 92 92 93 94 92
00A316 00A416 00A516 00A616 00A716 00A816 00A916 00A916 00AB16 00AC16 00AC16 00AC16 00AF16 00B016 00B116	UART0 transmit/receive control register 0 UART0 transmit/receive control register 1 UART0 receive buffer register UART1 transmit/receive mode register UART1 bit rate generator UART1 transmit buffer register UART1 transmit/receive control register 0 UART1 transmit/receive control register 1 UART1 receive buffer register	U0C0 U0C1 U0RB U1MR U1BRG U1TB U1C0 U1C1 U1RB	94 92 93 92 92 92 93 94 92
00A316 00A416 00A516 00A516 00A716 00A816 00A916 00A816 00A816 00AC16 00AD16 00AF16 00B016 00B216	UART0 transmit/receive control register 0 UART0 transmit/receive control register 1 UART0 receive buffer register UART1 transmit/receive mode register UART1 bit rate generator UART1 transmit buffer register UART1 transmit/receive control register 0 UART1 transmit/receive control register 1 UART1 receive buffer register	U0C0 U0C1 U0RB U1MR U1BRG U1TB U1C0 U1C1 U1RB	94 92 93 92 92 92 93 94 92
00A316 00A416 00A516 00A516 00A716 00A816 00A916 00A816 00A816 00AE16 00AE16 00B116 00B216 00B316	UART0 transmit/receive control register 0 UART0 transmit/receive control register 1 UART0 receive buffer register UART1 transmit/receive mode register UART1 bit rate generator UART1 transmit buffer register UART1 transmit/receive control register 0 UART1 transmit/receive control register 1 UART1 receive buffer register	U0C0 U0C1 U0RB U1MR U1BRG U1TB U1C0 U1C1 U1RB	94 92 93 92 92 92 93 94 92
00A316 00A416 00A516 00A616 00A716 00A916 00A916 00A816 00AC16 00AC16 00AF16 00AF16 00AF16 00B116 00B216 00B316 00B416	UART0 transmit/receive control register 0 UART0 transmit/receive control register 1 UART0 receive buffer register UART1 transmit/receive mode register UART1 bit rate generator UART1 transmit buffer register UART1 transmit/receive control register 0 UART1 transmit/receive control register 1 UART1 receive buffer register	U0C0 U0C1 U0RB U1MR U1BRG U1TB U1C0 U1C1 U1RB	94 92 93 92 92 92 93 94 92
00A316 00A416 00A516 00A516 00A716 00A916 00A916 00A716 00A716 00A716 00A716 00A716 00A516 00B116 00B216 00B316 00B416 00B516	UART0 transmit/receive control register 0 UART0 transmit/receive control register 1 UART0 receive buffer register UART1 transmit/receive mode register UART1 bit rate generator UART1 transmit buffer register UART1 transmit/receive control register 0 UART1 transmit/receive control register 1 UART1 receive buffer register	U0C0 U0C1 U0RB U1MR U1BRG U1TB U1C0 U1C1 U1RB	94 92 93 92 92 92 93 94 92
00A316 00A416 00A516 00A516 00A716 00A916 00A916 00A916 00A716 00A716 00A16 00A16 00A16 00A516 00B16 00B316 00B316 00B516 00B516	UART0 transmit/receive control register 0 UART0 transmit/receive control register 1 UART0 receive buffer register UART1 transmit/receive mode register UART1 bit rate generator UART1 transmit buffer register UART1 transmit/receive control register 0 UART1 transmit/receive control register 1 UART1 receive buffer register	U0C0 U0C1 U0RB U1MR U1BRG U1TB U1C0 U1C1 U1RB	94 92 93 92 92 92 93 94 92
00A316 00A416 00A516 00A516 00A716 00A916 00A916 00A916 00A16 00A16 00A16 00A16 00A516 00B16 00B216 00B316 00B316 00B516 00B516 00B716 00B316	UART0 transmit/receive control register 0 UART0 transmit/receive control register 1 UART0 receive buffer register UART1 transmit/receive mode register UART1 bit rate generator UART1 transmit buffer register UART1 transmit/receive control register 0 UART1 transmit/receive control register 1 UART1 receive buffer register	U0C0 U0C1 U0RB U1MR U1BRG U1TB U1C0 U1C1 U1RB	94 92 93 92 92 92 93 94 92
00A316 00A416 00A516 00A516 00A716 00A916 00A916 00A916 00A716 00A716 00A716 00A716 00A716 00B116 00B316 00B316 00B316 00B316 00B316 00B316 00B316 00B316 00B316 00B316	UART0 transmit/receive control register 0 UART0 transmit/receive control register 1 UART0 receive buffer register UART1 transmit/receive mode register UART1 bit rate generator UART1 transmit buffer register UART1 transmit/receive control register 0 UART1 transmit/receive control register 1 UART1 receive buffer register	U0C0 U0C1 U0RB U1MR U1BRG U1TB U1C0 U1C1 U1RB	94 92 93 92 92 92 93 94 92
00A316 00A416 00A516 00A616 00A716 00A916 00A916 00A916 00A16 00A216 00A216 00A716 00A516 00B116 00B316 00B416 00B416 00B516 00B416 00B716 00B816 00B916 00B416	UART0 transmit/receive control register 0 UART0 transmit/receive control register 1 UART0 receive buffer register UART1 transmit/receive mode register UART1 bit rate generator UART1 transmit buffer register UART1 transmit/receive control register 0 UART1 transmit/receive control register 1 UART1 receive buffer register	U0C0 U0C1 U0RB U1MR U1BRG U1TB U1C0 U1C1 U1RB	94 92 93 92 92 92 93 94 92
00A316 00A416 00A516 00A616 00A716 00A816 00A816 00A16 00A16 00A216 00A216 00B116 00B216 00B316 00B316 00B416 00B516 00B316 00B316 00B316 00B316 00B316 00B316	UART0 transmit/receive control register 0 UART0 transmit/receive control register 1 UART0 receive buffer register UART1 transmit/receive mode register UART1 bit rate generator UART1 transmit buffer register UART1 transmit/receive control register 0 UART1 transmit/receive control register 1 UART1 receive buffer register	U0C0 U0C1 U0RB U1MR U1BRG U1TB U1C0 U1C1 U1RB	94 92 93 92 92 92 93 94 92
00A316 00A416 00A516 00A616 00A716 00A816 00A916 00A16 00A16 00A216 00A216 00B116 00B16 00B316 00B316 00B516 00B516 00B316 00B316 00B316 00B316 00B316 00B316 00B316 00B316 00B316 00B316 00B316	UART0 transmit/receive control register 0 UART0 transmit/receive control register 1 UART0 receive buffer register UART1 transmit/receive mode register UART1 bit rate generator UART1 transmit buffer register UART1 transmit/receive control register 0 UART1 transmit/receive control register 1 UART1 receive buffer register	U0C0 U0C1 U0RB U1MR U1BRG U1TB U1C0 U1C1 U1RB	94 92 93 92 92 92 93 94 92
00A316 00A416 00A516 00A616 00A716 00A916 00A916 00A16 00A216 00A216 00A216 00B116 00B216 00B316 00B316 00B416 00B416 00B416 00B416 00B316 00B316 00B316 00B316	UART0 transmit/receive control register 0 UART0 transmit/receive control register 1 UART0 receive buffer register UART1 transmit/receive mode register UART1 bit rate generator UART1 transmit buffer register UART1 transmit/receive control register 0 UART1 transmit/receive control register 1 UART1 receive buffer register	U0C0 U0C1 U0RB U1MR U1BRG U1TB U1C0 U1C1 U1RB	94 92 93 92 92 92 93 94 92

Address	Register	Symbol	Page
00C016	A-D register	AD	107
00C116			
00C216			
00C316			
00C416			
00C516			
00C616			
00C716			
00C816			
00C916			
00CA16 00CB16			
00CB16			
00CD16			
00CE16			
00CF16			
00D016			
00D116			
00D216			
00D316			
00D416	A-D control register 2	ADCON2	107
00D516		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
00D616	A-D control register 0	ADCON0	106
00D716	A-D control register 1	ADCON1	
00D816		1.00011	
00D916			
00DA16			
00DB16			
00DC16			
00DD16			
00DE16			
00DF16			
00E016	Port P0 register	P0	116
00E116	Port P1 register	P1	116
00E216	Port P0 direction register	PD0	116
00E316	Port P1 direction register	PD1	116
00E416	· · · · · · · · · · · · · · · ·		
00E516	Port P3 register	P3	116
00E616	-		
00E716	Port P3 direction register	PD3	116
00E816	Port P4 register	P4	116
00E916	-		
00EA16	Port P4 direction register	PD4	116
00EB16			
00EC16			
00ED16			
00EE16			
00EF16			
00F016			
00F116			
00F216			
00F316			
00F416			
00F516			
00F616			
00F716			
00F816			
00F916		_	
03FA16			
00FB16	D		
00FC16	Pull-up control register 0	PUR0	117
00FD16	Pull-up control register 1	PUR1	117
00FE16	Port P1 drivability control register	DRR	117
00FF16			
	Flash memory control register 4	FMR4	133
01B316			
01B316 01B416			
	Flash memory control register 1	FMR1	133

Blank columns are all reserved space. No use is allowed.

1. Overview

This MCU is built using the high-performance silicon gate CMOS process using a R8C Tiny Series CPU core and is packaged in a 32-pin plastic molded LQFP. This MCU operates using sophisticated instructions featuring a high level of instruction efficiency. With 1M bytes of address space, it is capable of executing instructions at high speed.

1.1 Applications

Electric household appliance, office equipment, housing equipment (sensor, security), general industrial equipment, audio, etc.

Specifications written in this manual are believed to be accurate, but are not guaranteed to be entirely free of error. Specifications in this manual may be changed for functional or performance improvements. Please make sure your manual is the latest edition.

1.2 Performance Outline

Table 1.1. lists the performance outline of this MCU.

	Table	1.1	Performance	outline
--	-------	-----	-------------	---------


	Item	Performance		
CPU	Number of basic instructions			
	Shortest instruction execution time	62.5 ns (f(XIN) = 16 MHz, VCC = 3.0 to 5.5 V)		
		100 ns (f(XIN) = 10 MHz, Vcc = 2.7 to 5.5 V)		
	Operating mode	Single-chip		
	Address space	1M bytes		
	Memory capacity	See Table 1.2 "Product List"		
Peripheral	Interrupt	Internal: 10 sources, External: 5 sources,		
function		Software: 4 sources, Priority level: 7 levels		
	Watchdog timer	15 bits x 1 (with prescaler)		
	Timer	Timer X: 8 bits x 1 channel, Timer Y: 8 bits x 1 channel,		
		Timer Z: 8 bits x 1 channel		
		(Each timer equipped with 8-bit prescaler)		
		Timer C: 16 bits x 1 channel		
		Input capture circuit		
	Serial I/O	•1 channel		
		Clock synchronous, UART		
		•1 channel		
		UART		
	A-D converter	10-bit A-D converter: 1 circuit, 8 channels		
	Clock generation circuit	2 circuits		
		 Main clock generation circuit (Equipped with a built-i 		
		feedback resistor)		
		•Ring oscillator		
	Oscillation stop detection function			
	Port	Input/Output: 22 (including LED drive port), Input: 2		
		(LED drive I/O port: 8, max. 20 mA)		
Electrical	Power supply voltage	Vcc = 3.0 to 5.5 V (f(XiN) = 16 MHz)		
characteristics		$V_{CC} = 2.7 \text{ to } 5.5 \text{ V} (f(XIN) = 10 \text{ MHz})$		
Characteristics	Power consumption	TBD (Vcc = 5.0 V , (f(XiN) = 16 MHz)		
		TBD ($VCC = 3.0 \text{ V}$, ($(XIN) = 10 \text{ MHz}$)		
		TBD ($VCC = 3.0 \text{ V}$, ($(XRV) = 10 \text{ Wit2}$) TBD ($VCC = 3.0 \text{ V}$, Wait mode)		
Flach moment	Program/erase voltage	TBD (Vcc = 3.0 V, Stop mode)		
FIASH MEIHOLY	·	Vcc = 2.7 to 5.5 V		
Operating and	Number of program/erase	100 times		
Operating am	bient temperature	-20 to 85 °C		
Deekers		-40 to 85 °C (option)		
Package		32-pin plastic mold LQFP		

If you require this option, please specify so.

Under development Preliminary specification Specifications in this manual are tentative and subject to change.

1.3 Block Diagram

Figure 1.1. shows this MCU block diagram.





1.4 Product Information

Table 1.2 lists the products.

Table 1.2 Product List

As of September 2003

Type No.		ROM capacity	RAM capacity	Package type	Remarks
R5F21102FP	**	8K bytes	512 bytes	32P6U-A	Flash memory version
R5F21103FP	**	12K bytes	768 bytes	32P6U-A	-
R5F21104FP	**	16K bytes	1K bytes	32P6U-A	
R5F21102DFP	**	8K bytes	512 bytes	32P6U-A	
R5F21103DFP	**	12K bytes	768 bytes	32P6U-A	-
R5F21104DFP	**	16K bytes	1K bytes	32P6U-A	

 $\bigstar\bigstar$: Under development





Figure 1.2 Type No., Memory Size, and Package

Under development Preliminary specification Specifications in this manual are tentative and subject to change.

R8C/10 Group

1.5 Pin Configuration

Figure 1.3 shows the pin configuration (top view).



1.6 Pin Description


Table 1.3 shows the pin description

Table 1.3 Pin description

Signal name	Pin name	I/O type	Function
Power supply	Vcc,	Input	Apply 2.7 V to 5.5 V to the Vcc pin. Apply 0 V to the
input	Vss		Vss pin.
IVcc	IVcc	Output	Connect this pin to Vss via a capacitor (0.1 μ F).
Analog power	AVcc,	Input	These are power supply input pins for A-D converter. Con-
supply input	AVss		nect the AVcc pin to Vcc. Connect the AVss pin to Vss.
Reset input	RESET	Input	"L" on this input resets the MCU.
CNVss	CNVss	Input	Connect this pin to Vss via a resistor (approximately 5 k Ω).
MODE	MODE	Input	Connect this pin to Vcc via a resistor (approximately 5 k Ω).
Main clock input	XIN	Input	These pins are provided for the main clock generat-
			ing circuit input/output. Connect a ceramic resonator
Main clock output	Χουτ	Output	or a crystal oscillator between the XIN and XOUT pins.
			To use an externally derived clock, input it to the XIN
			pin and leave the XOUT pin open.
INT interrupt input		Input	These are INT interrupt input pins.
Key input interrupt	KI0 to KI3	Input	These are key input interrupt input pins.
input			
Timer X	CNTR ₀	Input/Output	This is the timer X I/O pin.
	CNTR 0	Output	This is the timer X output pin.
Timer Y	CNTR1	Input/Output	This is the timer Y I/O pin.
Timer Z	ΤΖΟυτ	Output	This is the timer Z output pin.
Timer C	TCIN	Input	This is the timer C input pin.
Serial interface	CLK0	Input/Output	This is a transfer clock I/O pin.
	RxD0, RxD1	Input	These are serial data input pins.
	TxD0, TxD10,	Output	These are serial data output pins.
	TxD11		
Reference voltage	VREF	Input	This is a reference voltage input pin for A-D con-
input			verter. Connect the VREF pin to Vcc.
A-D converter	AN0 to AN7	Input	These are analog input pins for A-D converter.
I/O port	P00 to P07,	Input/Output	These are 8-bit CMOS I/O ports. Each port has an
	P10 to P17,		input/output select direction register, allowing each
	P30 to P33, P37,		pin in that port to be directed for input or output indi-
	P45		vidually.
			Any port set to input can select whether to use a pull-
			up resistor or not by program.
			P10 to P17 also function as LED drive ports.
Input port	P46, P47	Input	These are input only pins.

2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU registers. The CPU has 13 registers. Of these, R0, R1, R2, R3, A0, A1 and FB comprise a register bank. There are two register banks.





2.1 Data Registers (R0, R1, R2 and R3)

The R0 register consists of 16 bits, and is used mainly for transfers and arithmetic/logic operations. R1 to R3 are the same as R0.

The R0 register can be separated between high (R0H) and low (R0L) for use as two 8-bit data registers. R1H and R1L are the same as R0H and R0L. Conversely, R2 and R0 can be combined for use as a 32-bit data register (R2R0). R3R1 is the same as R2R0.

2.2 Address Registers (A0 and A1)

The register A0 consists of 16 bits, and is used for address register indirect addressing and address register relative addressing. They also are used for transfers and logic/logic operations. A1 is the same as A0. In some instructions, registers A1 and A0 can be combined for use as a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is configured with 16 bits, and is used for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is configured with 20 bits, indicating the start address of an interrupt vector table.

2.5 Program Counter (PC)

PC is configured with 20 bits, indicating the address of an instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

Stack pointer (SP) comes in two types: USP and ISP, each configured with 16 bits. Your desired type of stack pointer (USP or ISP) can be selected by the U flag of FLG.

2.7 Static Base Register (SB)

SB is configured with 16 bits, and is used for SB relative addressing.

2.8 Flag Register (FLG)

FLG consists of 11 bits, indicating the CPU status.

2.8.1 Carry Flag (C Flag)

This flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic/logic unit.

2.8.2 Debug Flag (D Flag)

The D flag is used exclusively for debugging purpose. During normal use, it must be set to "0".

2.8.3 Zero Flag (Z Flag)

This flag is set to "1" when an arithmetic operation resulted in 0; otherwise, it is "0".

2.8.4 Sign Flag (S Flag)

This flag is set to "1" when an arithmetic operation resulted in a negative value; otherwise, it is "0".

2.8.5 Register Bank Select Flag (B Flag)

Register bank 0 is selected when this flag is "0"; register bank 1 is selected when this flag is "1".

2.8.6 Overflow Flag (O Flag)

This flag is set to "1" when the operation resulted in an overflow; otherwise, it is "0".

2.8.7 Interrupt Enable Flag (I Flag)

This flag enables a maskable interrupt.

Maskable interrupts are disabled when the I flag is "0", and are enabled when the I flag is "1". The I flag is cleared to "0" when the interrupt request is accepted.

2.8.8 Stack Pointer Select Flag (U Flag)

ISP is selected when the U flag is "0"; USP is selected when the U flag is "1".

The U flag is cleared to "0" when a hardware interrupt request is accepted or an INT instruction for software interrupt Nos. 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is configured with three bits, for specification of up to eight processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has priority greater than IPL, the interrupt is enabled.

2.8.10 Reserved Area

When write to this bit, write "0". When read, its content is indeterminate.

3. Memory

Figure 3.1 is a memory map of this MCU. The address space extends the 1M bytes from address 0000016 to FFFFF16.

The internal ROM is allocated in a lower address direction beginning with address 0FFFF16. For example, a 16-Kbyte internal ROM is allocated to the addresses from 0C00016 to 0FFFF16.

The fixed interrupt vector table is allocated to the addresses from 0FFDC16 to 0FFF16. Therefore, store the start address of each interrupt routine here.

The internal RAM is allocated in an upper address direction beginning with address 0040016. For example, a 1-Kbyte internal RAM is allocated to the addresses from 0040016 to 007FF16. In addition to storing data, the internal RAM also stores the stack used when calling subroutines and when interrupts are generated.

Special function registers (SFR) are allocated to the addresses from 0000016 to 002FF16. Peripheral function control registers are located here. Of the SFR, any space which has no functions allocated is reserved for future use and cannot be used by users.




Figure 3.1 Memory Map

4. Special Function Register (SFR)

Address	Register	Symbol	After reset
000016			
000116			
000216			
000316			
000416	Processor mode register 0	PM0	XXXX0X002
000516	Processor mode register 1	PM1	00XXX0X02
000616	System clock control register 0	CM0	011010002
000716	System clock control register 1	CM1	001000002
000816		0001	001000002
000916	Address match interrupt enable register	AIER	XXXXXX002
000A16	Protect register	PRCR	00XXX0002
000B16	FIOLECLIEGISLEI	FROR	007770002
000C16	Oscillation stop detection register	OCD	000001002
000D16	Watchdog timer reset register	WDTR	XX16
000E16	Watchdog timer test register	WDTK	XX16
000E16		WDTS	000XXXX2
001016	Watchdog timer control register		
	Address match interrupt register 0	RMAD0	0016
001116			0016
001216			X016
001316	A ships an anatala fata un unt un c'ata a 4		0040
001416	Address match interrupt register 1	RMAD1	0016
001516			0016
001616			X016
001716			
001816			
001916			
001A16			
001B16			
001C16			
001D16			
001E16	INT0 input filter select register	INTOF	XXXXX0002
001F16			
002016			
002116			
002216			
002316			
002416			
002516			
002616			
002716			
002816			
002916			
002016			
002B16			
002D10			
002D16			
002D18			
002E16			
002F16			
003016			
003216			
003316			
003416			
003516			
003616			
003716			
003816			
003916			
003A16			
003B16			
003C16			
003D16			
003E16			

Note 1: The blank areas are reserved and cannot be used by users.

X : Undefined

Address	Register	Symbol	After reset
004016			
004116			
004216			
004316			
004416 004516			
004516			
004716			
004816			
004916			
004A16			
004B16			
004C16		KUDIO	<u> </u>
004D16 004E16	Key input interrupt control register	KUPIC	XXXXX0002
004E16 004F16	A-D conversion interrupt control register	ADIC	XXXXX0002
004F16 005016			
005016	UART0 transmit interrupt control register	SOTIC	XXXXX0002
005216	UARTO receive interrupt control register	SORIC	XXXXX0002
005316	UART1 transmit interrupt control register	S1TIC	XXXXX0002
005416	UART1 receive interrupt control register	S1RIC	XXXXX0002
005516	INT2 interrupt control register	INT2IC	XXXXX0002
005616	Timer X interrupt control register	TXIC	XXXXX0002
005716	Timer Y interrupt control register	TYIC	XXXXX0002
005816	Timer Z interrupt control register	TZIC	XXXXX0002
005916 005A16	INT1 interrupt control register INT3 interrupt control register	INT1IC INT3IC	XXXXX0002 XXXXX0002
005A16 005B16	Timer C interrupt control register	TCIC	XXXXX0002
005B16			
005D16	INT0 interrupt control register	INTOIC	XX00X0002
005E16			
005F16			
006016			
006116			
006216			
006316			
006416			
006516			
006616 006716			
006716			
006916			
006A16			
006B16			
006C16			
006D16			
006E16			
006F16			
007016			
007116			
007216 007316			
007316			
007516			
007616			
007716			
007816			
007916			
007A16			
007B16			
007C16			
007D16			
007E16 007F16			
	a black areas are reserved and cannot be used by users		

Note 1:The blank areas are reserved and cannot be used by users.

X : Undefined

Address	Register	Symbol	After reset
008016	Timer Y, Z mode register	TYZMR	0016
008116	Prescaler Y	PREY	FF16
008216	Timer Y secondary	TYSC	FF16
008216	Timer Y primary	TYPR	FF16
	Timer Y, Z waveform output control register	PUM	0016
008416		PREZ	
008516	Prescaler Z		FF16
008616	Timer Z secondary	TZSC	FF16
008716	Timer Z primary	TZPR	FF16
008816			
008916			
008A16	Timer Y, Z output control register	TYZOC	0016
008B16	Timer X mode register	TXMR	0016
008C16	Prescaler X	PREX	FF16
008D16	Timer X register	TX	FF16
008E16	Count source set register	TCSS	0016
008F16			
009016	Timer C register	тс	0016
009016		10	
			0016
009216			
009316			
009416			
009516			
009616	External input enable register	INTEN	0016
009716			
009816	Key input enable register	KIEN	0016
009916			
009A16	Timer C control register 0	TCC0	0016
009B16	Timer C control register 1	TCC1	0016
009C16	Capture register	TMO	XX16
009D16		1110	XX16
009E16			
009E16			
009F16 00A016	LIAPTO transmit/receive mode register	U0MR	0016
	UART0 transmit/receive mode register		
00A116	UARTO bit rate generator	U0BRG	XX16
00A216	UART0 transmit buffer register	U0TB	XX16
00A316			XX16
00A416	UART0 transmit/receive control register 0	U0C0	000010002
00A516	UART0 transmit/receive control register 1	U0C1	00000102
00A616	UART0 receive buffer register	UORB	XX16
00A716			XX16
00A816	UART1 transmit/receive mode register	U1MR	0016
00A916	UART1 bit rate generator	U1BRG	XX16
00AA16	UART1 transmit buffer register	U1TB	XX16
00AB16			XX16
00AC16	UART1 transmit/receive control register 0	U1C0	000010002
00AD16	UART1 transmit/receive control register 1	U1C1	000000102
00AE16	UART1 receive buffer register	U1RB	XX16
00AE16	CART LEGENE DUIEL LEGISLEI		
			XX16
00B016	UART transmit/receive control register 2	UCON	0016
00B116			
00B216			
00B316			
00B416			
0005			
00B516			
00B516 00B616			
00B616			
00B616 00B716			
00B616 00B716 00B816 00B916			
00B616 00B716 00B816 00B916 00BA16			
00B616 00B716 00B816 00B916 00BA16 00BB16			
00B616 00B716 00B816 00B916 00BA16 00BB16 00BC16			
00B616 00B716 00B816 00B916 00BA16 00BB16 00BC16 00BD16			
00B616 00B716 00B816 00B916 00BA16 00BB16 00BC16			

Note : The blank areas are reserved and cannot be used by users.

X: Undefined

Address	Register	Symbol	After reset
00C016	A-D register	AD	XXXXXXXX2
00C116			XXXXXXXX2
00C216 00C316			
00C316 00C416			
00C416			
00C616			
00C716			
00C816			
00C916			
00CA16			
00CB16			
00CC16			
00CD16			
00CE16 00CF16			
00CF16 00D016			
00D016			
00D216			
00D316			
00D416	A-D control register 2	ADCON2	0016
00D516	-		
00D616	A-D control register 0	ADCON0	00000XXX2
00D716	A-D control register 1	ADCON1	0016
00D816			
00D916			
00DA16 00DB16			
00DB16 00DC16			
00DC16			
00DE16			
00DF16			
00E016	Port P0 register	P0	XX16
00E116	Port P1 register	P1	XX16
00E216	Port P0 direction register	PD0	0016
00E316	Port P1 direction register	PD1	0016
00E416	Dent D0 ve viete v	D	
00E516	Port P3 register	P3	XX16
00E616 00E716	Port D2 direction register		0016
00E716 00E816	Port P3 direction register Port P4 register	PD3 P4	0016 XX16
00E916		F4	
00E316	Port P4 direction register	PD4	0016
00EB16			
00EC16			
00ED16			
00EE16			
00EF16			
00F016			
00F116			
00F216 00F316			
00F316 00F416			
00F516			
00F616			
00F716			
00F816			
00F916			
03FA16			
00FB16	Dull up control register 0	DUDA	00220000
00FC16	Pull-up control register 0	PUR0	00XX00002
00FD16	Pull-up control register 1 Port P1 drivability control register	PUR1 DRR	XXXXXX0X2
00FE16 00FF16			0016
00FF16		I	1
-			
01B316	Flash memory control register 4	FMR4	010000X2
01B416			
01B516	Flash memory control register 1	FMR1	0100XX0X2
01B616			
010016			

Note 1: The blank areas are reserved and cannot be used by users.

X : Undefined

5. Reset

There are three types of resets: a hardware reset, a software reset, and an watchdog timer reset.

5.1 Hardware Reset

A reset is applied using the RESET pin. When an "L" signal is applied to the RESET pin while the power supply voltage is within the recommended operating condition, the pins are initialized (see Table 5.1 "Pin Status When RESET Pin Level is 'L'"). When the input level at the RESET pin is released from "L" to "H", the CPU and SFR are initialized, and the program is executed starting from the address indicated by the reset vector. Figure 5.1 shows the CPU register status after reset and figure 5.2 shows the reset sequence. The internal RAM is not initialized. If the RESET pin is pulled "L" while writing to the internal RAM, the internal RAM becomes indeterminate. Figures 5.3 to 5.4 show the reset circuit example. Refer to Chapter 4, "Special Function Register (SFR)" for the status of SFR after reset.

- When the power supply is stable
- (1) Apply an "L" signal to the RESET pin.
- (2) Wait 500 µs.
- (3) Apply an "H" signal to the $\overline{\text{RESET}}$ pin.

• Power on

- (1) Apply an "L" signal to the $\overline{\text{RESET}}$ pin.
- (2) Let the power supply voltage increase until it meets the recommended operating condition.
- (3) Wait td(P-R) or more until the internal power supply stabilizes.
- (4) Wait 500 μs.
- (5) Apply an "H" signal to the $\overline{\text{RESET}}$ pin.

Table 5.1 Pin Status When RESET Pin Level is "L"

	Status
Pin name	CNVss = Vss
P0	Input port
P1	Input port
P30 to P33, P37	Input port
P45 to P47	Input port

5.2 Software Reset

When the PM03 bit in the PM0 register is set to "1" (microcomputer reset), the microcomputer has its pins, CPU, and SFR initialized. Then the program is executed starting from the address indicated by the reset vector. Some SFRs are not initialized by the software reset. Refer to Chapter 4, "SFR."

5.3 Watchdog Timer Reset

Where the PM12 bit in the PM1 register is "1" (reset when watchdog timer underflows), the microcomputer initializes its pins, CPU and SFR if the watchdog timer underflows. Then the program is executed starting from the address indicated by the reset vector.

Some SFRs are not initialized by the watchdog timer reset. Refer to Chapter 4, "SFR."

Under development Preliminary specification Specifications in this manual are tentative and subject to change.

R8C/10 Group




Figure 5.1 CPU Register Status After Reset





Figure 5.2 Reset Sequence








Figure 5.4 Example Reset Circuit (Voltage Check Circuit)

6. Clock Generation Circuit

The clock generation circuit contains two oscillator circuits as follows:

- Main clock oscillation circuit
- Ring oscillator (oscillation stop detect function)

Table 6.1 lists the clock generation circuit specifications. Figure 6.1 shows the clock generation circuit. Figures 6.2 and 6.3 show the clock-related registers.

r		
Item	Main clock oscillation circuit	Ring oscillator
Use of clock	 CPU clock source Peripheral function clock source CPU and peripheral function clock sources when the main clock stops oscillating 	 CPU clock source Peripheral function clock source CPU and peripheral function clock sources when the main clock stops oscillating
Clock frequency	0 to 16 MHz	About 125 kHz
Usable oscillator	Ceramic oscillatorCrystal oscillator	
Pins to connect oscillator	XIN, XOUT ¹	Note ¹
Oscillation stop, restart function	Present	Present
Oscillator status after reset	Stopped	Oscillating
Other	Externally derived clock can be input	

Table 6.1 Clock Generation Circuit Specifications

Notes:

1. Can be used as P46 and P47 when the ring oscillator clock is used for CPU clock while the main clock oscillation circuit is not used.




Figure 6.1 Clock Generation Circuit

b7 b6 b5 b4 b3 b2 b1 b0 0 0 1 0 0	Symbol CM0	Address 000616	After reset 6816	
	Bit symbol	Bit name	Function	RW
	(b1-b0)	Reserved bit	Must set to "0"	RW
	CM02	WAIT peripheral function clock stop bit	0 : Do not stop peripheral function clock in wait mode ⁶ 1 : Stop peripheral function clock in wait mode	RW
	(b3)	Reserved bit	Must set to "1"	RW
	(b4)	Reserved bit	Must set to "0"	RW
	CM05	Main clock (XCIN-XCOUT) stop bit ^{2, 4}	0 : On 1 : Off ³	RW
	CM06	Main clock division select bit 0 ⁵	0 : CM16 and CM17 valid 1 : Divide-by-8 mode	RW
<u>.</u>	(b7)	Reserved bit	Must set to "0"	RW

Notes

1: Set the PRC0 bit of PRCR register to "1" (write enable) before writing to this register.

2: The CM05 bit is provided to stop the main clock when the ring oscillator mode is selected. This bit cannot be used for detection as to whether the main clock stopped or not. To stop the main clock, the following setting is required:

(1) Set the CM06 bit to "1" (divide-by-8 mode)

(2) Set the OCD0 and OCD1 bits in the OCD register to "00 2" (disabling oscillation stop detection function).

(3) Set the OCD2 bit to "1" (selecting ring oscillator).

3: During external clock input, only the clock oscillation buffer is turned off and clock input is accepted.

4: When the CM05 bit is set to "1" (main clock stop), P4 6 and P47 can be used as input ports. 5: When entering stop mode from high or middle speed mode, the CM06 bit is set to "1" (divide-by-8 mode).

6: During ring oscillator mode, this bit must be set to "0" (peripheral clock turned on when in wait mode).


System clock control register 1¹

b7 b6 b5 b4 b3 b2 b1 b0	Symbol CM1	Address 000716	After reset 2016	
	Bit symbol	Bit name	Function	RW
	CM10	All clock stop control bit ⁴	0 : Clock on 1 : All clocks off (stop mode)	RW
	(b1)	Reserved bit	Must set to "0"	RW
	(b2)	Reserved bit	Must set to "0"	RW
	CM13	Port XIN-XOUT switch bit	0 : Input port P46, P47 1 : Хім-Хоит pin	RW
	CM14	Ring oscillation stop bit	0 : Ring oscillator on 1 : Ring oscillator off ⁵	RW
	CM15	XIN-XOUT drive capability select bit ²	0 : LOW 1 : HIGH	RW
-	CM16	Main clock division select bit 1 ³	b7 b6 0 0 : No division mode 0 1 : Division by 2 mode	RW
	CM17		1 0 : Division by 4 mode 1 1 : Division by 16 mode	RW

Notes:

Write to this register after setting the PRC0 bit of PRCR register to "1" (write enable).
 Write to this register after setting the PRC0 bit of PRCR register to "1" (write enable).
 When entering stop mode from high or middle speed mode, the CM15 bit is set to "1" (drive capability high).
 Effective when the CM06 bit is "0" (CM16 and CM17 bits enable).
 If the CM10 bit is "1" (stop mode), the internal feedback resistor becomes ineffective.
 The CM14 bit can be set to "1" (ring oscillator off) if the OCD2 bit=0 (selecting main clock). When the OCD2 bit is set to "1" (selecting ring oscillator clock), the CM14 bit is set to "0" (ring oscillator on). This bit remains unchanged when "1" is written.

Figure 6.2 CM0 Register and CM1 Register



- 5. The OCD3 bit remains set to "0" (main clock on) if the OCD1 to OCD0 bits are set to "00 2"
- 6. The CM14 bit goes to "0" (ring oscillator on) if the OCD2 bit is set to "1" (selecting ring oscillator clock).
- 7. Refer to Figure 6.8 "switching clock source from ring oscillator to main clock" for the switching procedure when the main clock re-oscillates after detecting an oscillation stop.

Figure 6.3 OCD Register

The following describes the clocks generated by the clock generation circuit.

6.1 Main Clock

This clock is supplied by a main clock oscillation circuit. This clock is used as the clock source for the CPU and peripheral function clocks. The main clock oscillator circuit is configured by connecting a resonator between the XIN and XOUT pins. The main clock oscillator circuit contains a feedback resistor, which is disconnected from the oscillator circuit during stop mode in order to reduce the amount of power consumed in the chip. The main clock oscillator circuit may also be configured by feeding an externally generated clock to the XIN pin. Figure 6.4 shows examples of main clock connection circuit. After reset, the main clock is turned off.

The main clock starts oscillating when the CM05 bit in the CM0 register is set to "0" (main clock on) after setting the CM13 bit in the CM1 register to "1" (XIN- XOUT pin).

To use the main clock for the CPU clock, set the OCD2 bit in the OCD register to "0" (selecting main clock) after the main clock becomes oscillating stably.

The power consumption can be reduced by setting the CM05 bit in the CM0 register to "1" (main clock off) if the OCD2 bit is set to "1" (selecting ring oscillator clock).

Note that if an externally generated clock is fed into the XIN pin, the main clock cannot be turned off by setting the CM05 bit to "1". If necessary, use an external circuit to turn off the clock.

During stop mode, all clocks including the main clock are turned off. Refer to Section 6.3, "Power Control."




Figure 6.4 Examples of Main Clock Connection Circuit

6.2 Ring Oscillator Clock

This clock, approximately 100 kHz, is supplied by a ring oscillator. This clock is used as the clock source for the CPU clock, peripheral function clock, fRING, and fRING128.

After reset, the ring oscillator clock divided by 8 is selected for the CPU clock.

To use the main clock for the CPU clock, set the OCD2 in the OCD register to "0" (selecting main clock) after the main clock becomes oscillating stably. If the main clock stops oscillating when the OCD1 to OCD0 bits in the OCD register is "112" (oscillation stop detection function enabled), the ring oscillator automatically starts operating, supplying the necessary clock for the microcomputer.

The frequency of the ring oscillator varies depending on the supply voltage and the operation ambient temperature. The application products must be designed with sufficient margin to accommodate the frequency range.

Under development Preliminary specification Specifications in this manual are tentative and subject to change.

R8C/10 Group

6.3 CPU Clock and Peripheral Function Clock

There are two type clocks: CPU clock to operate the CPU and peripheral function clock to operate the peripheral functions. Also refer to "Figure 6.1 Clock Generating Circuit".

6.3.1 CPU Clock

This is an operating clock for the CPU and watchdog timer.

The clock source for the CPU clock can be chosen to be the main clock or ring oscillator clock.

The selected clock source can be divided by 1 (undivided), 2, 4, 8 or 16 to produce the CPU clock. Use the CM06 bit in the CM0 register and the CM17 to CM16 bits in the CM1 register to select the divideby-n value.

After reset, the ring oscillator clock divided by 8 provides the CPU clock. When the clock source for the CPU clock is switched over, set the CM06 bit to "1" (divide-by-8 mode) before changing the OCD2 bit. Note that when entering stop mode from high or middle speed mode, the CM06 bit is set to "1" (divide-by-8 mode).

6.3.2 Peripheral Function Clock (f1, f2, f8, f32, fAD, f1SIO, f8SIO, f32SIO, fRING, fRING128)

These are operating clocks for the peripheral functions.

Of these, fi (i=1, 2, 8, 32) is derived from the main clock or ring oscillator clock by dividing them by i. The clock fi is used for timers X, Y, Z and C.

The clock fjsio (j=1, 8, 32) is derived from the main clock or ring oscillator clock by dividing them by j. The clock fjsio is used for serial I/O.

The fAD clock is produced from the main clock is used for the A-D converter.

When the WAIT instruction is executed after setting the CM02 bit in the CM0 register to "1" (peripheral function clock turned off during wait mode), the clocks fi, fjsi0, and fAD are turned off.

6.3.3 fRING and fRING128

These are operating clocks for the peripheral functions.

The fRING runs at the same frequency as the ring oscillator, and can be used as the source for the timer Y. The fRING128 is derived from the fRING by dividing it by 128, and can used for the timer C. When the WAIT instruction is executed, the clocks fRING and fRING128 are not turned off.

6.4 Power Control

There are three power control modes. For convenience' sake, all modes other than wait and stop modes are referred to as normal operation mode here.

6.4.1 Normal Operation Mode

Normal operation mode is further classified into three modes.

In normal operation mode, because the CPU clock and the peripheral function clocks both are on, the CPU and the peripheral functions are operating. Power control is exercised by controlling the CPU clock frequency. The higher the CPU clock frequency, the greater the processing capability. The lower the CPU clock frequency, the smaller the power consumption in the chip. If the unnecessary oscillator circuits are turned off, the power consumption is further reduced.

Before the clock sources for the CPU clock can be switched over, the new clock source to which switched must be oscillating stably. If the new clock source is the main clock, allow a sufficient wait time in a program until it becomes oscillating stably.

• High-speed Mode

The main clock divided by 1 undivided provides the CPU clock. If the CM14 bit is set to "0" (ring oscillator on), the fRING is used as the count source for timer Y.

Medium-speed Mode

The main clock divided by 2, 4, 8 or 16 provides the CPU clock. If the CM14 bit is set to "0" (ring oscillator on), the fRING is used as the count source for timer Y.

Ring Oscillator Mode

The ring oscillator clock divided by 1 (undivided), 2, 4, 8 or 16 provides the CPU clock. The ring oscillator clock is also the clock source for the peripheral function clocks. Set CM06 bit to "1" (divided by 8 mode) when returning to high-speed and medium-speed mode.

Madaa		OCD register	CM1 register	CM0 r	egister
wodes	Modes		CM17, CM16	CM06	CM05
High-speed	High-speed mode		002	0	0
Medium-	divided by 2	0	012	0	0
speed mode	divided by 4	0	102	0	0
mode	divided by 8	0		1	0
	divided by 16	0	112	0	0
Ring	no division	1	002	0	0 or 1
oscillator mode	divided by 2	1	012	0	0 or 1
mode	divided by 4	1	102	0	0 or 1
	divided by 8	1		1	0 or 1
	divided by 16	1	112	0	0 or 1

Table 6.2 Setting Clock Related Bit and Modes

6.4.2 Wait Mode

In wait mode, the CPU clock is turned off, so are the CPU and the watchdog timer because both are operated by the CPU clock. Because the main clock and ring oscillator clock both are on, the peripheral functions using these clocks keep operating.

• Peripheral Function Clock Stop Function

If the CM02 bit is "1" (peripheral function clocks turned off during wait mode), the f1, f2, f8, f32, f1SIO, f8SIO, f32SIO, and fAD clocks are turned off when in wait mode, with the power consumption reduced that much.

• Entering Wait Mode

The microcomputer is placed into wait mode by executing the WAIT instruction.

• Pin Status During Wait Mode

The status before wait mode is retained.

Exiting Wait Mode

The microcomputer is moved out of wait mode by a hardware reset or peripheral function interrupt. When using a hardware reset to exit wait mode, set the ILVL2 to ILVL0 bits for the peripheral function interrupts to "0002" (interrupts disabled) before executing the WAIT instruction.

The peripheral function interrupts are affected by the CM02 bit. If CM02 bit is "0" (peripheral function clocks not turned off during wait mode), all peripheral function interrupts can be used to exit wait mode. If CM02 bit is "1" (peripheral function clocks turned off during wait mode), the peripheral functions using the peripheral function clocks stop operating, so that only the peripheral functions clocked by external signals can be used to exit wait mode.

Table 6. 3 lists the interrupts to exit wait mode and the usage conditions.

When using a peripheral function interrupt to exit wait mode, set up the following before executing the WAIT instruction.

1. In the ILVL2 to ILVL0 bits in the interrupt control register, set the interrupt priority level of the peripheral function interrupt to be used to exit wait mode.

Also, for all of the peripheral function interrupts not used to exit wait mode, set the ILVL2 to ILVL0 bits to "0002" (interrupt disable).

- 2. Set the I flag to "1".
- 3. Enable the peripheral function whose interrupt is to be used to exit wait mode.

In this case, when an interrupt request is generated and the CPU clock is thereby turned on, an interrupt sequence is executed.

The CPU clock turned on when exiting wait mode by a peripheral function interrupt is the same CPU clock that was on when the WAIT instruction was executed.

Table 6.3	Interrupts to	Exit Wait Mode a	and Usage Conditions
-----------	---------------	------------------	----------------------

Interrupt	CM02=0	CM02=1
Serial I/O interrupt	Can be used when operating with internal or external clock	Can be used when operating with external clock
Key input interrupt	Can be used	Can be used
A-D conversion interrupt	Can be used in one-shot mode	— (Do not use)
Timer X interrupt	Can be used in all modes	Can be used in event counter mode
Timer Y interrupt	Can be used in all modes	Can be used when counting inputs from CNTR1 pin in timer mode
INT interrupt	Can be used	Can be used (\overline{INT} 0 and \overline{INT} 3 can be used if there is no filter.



6.4.3 Stop Mode

R8C/10 Group

In stop mode, all oscillator circuits are turned off, so are the CPU clock and the peripheral function clocks. Therefore, the CPU and the peripheral functions clocked by these clocks stop operating. The least amount of power is consumed in this mode. If the voltage applied to Vcc pin is VRAM or more, the internal RAM is retained.

However, the peripheral functions clocked by external signals keep operating. The following interrupts can be used to exit stop mode.

- Key interrupt
- INT interrupt (INT0 and INT3 can be used only when there is no filter.)
- Timer X interrupt (when counting external pulses in event counter mode)
- Timer Y interrupt (when counting inputs from CNTR1 pin in timer mode)
- Serial I/O interrupt (when external clock is selected)

• Entering Stop Mode

The microcomputer is placed into stop mode by setting the CM10 bit of CM1 register to "1" (all clocks turned off). At the same time, the CM06 bit of CM0 register is set to "1" (divide-by-8 mode) and the CM15 bit of CM10 register is set to "1" (main clock oscillator circuit drive capability high).

Before entering stop mode, set the OCD1 to OCD0 bits to "002" (oscillation stop detection function disable).

• Pin Status in Stop Mode

The status before wait mode is retained.

Exiting Stop Mode

The microcomputer is moved out of stop mode by a hardware reset or peripheral function interrupt. When using a hardware reset to exit stop mode, set the ILVL2 to ILVL0 bits for the peripheral function interrupts to "0002" (interrupts disabled) before setting the CM10 bit to "1".

When using a peripheral function interrupt to exit stop mode, set up the following before setting the CM10 bit to "1".

1. In the ILVL2 to ILVL0 bits in the interrupt control register, set the interrupt priority level of the peripheral function interrupt to be used to exit stop mode.

Also, for all of the peripheral function interrupts not used to exit stop mode, set the ILVL2 to ILVL0 bits to "0002".

- 2. Set the I flag to "1".
- 3. Enable the peripheral function whose interrupt is to be used to exit stop mode.

In this case, when an interrupt request is generated and the CPU clock is thereby turned on, an interrupt sequence is executed.

The main clock divided by 8 of the clock which is used right before stop mode is used for the CPU clock when exiting stop mode by a peripheral function interrupt.

Figure 6.5 shows the state transition from normal operation mode to stop mode and wait mode. Figure 6.6 shows the state transition in normal operation mode.




Figure 6.5 State Transition to Stop Mode and Wait Mode




Figure 6.6 State Transition in Normal Operation Mode

6.5 Oscillation Stop Detection Function

The oscillation stop detection function is such that main clock oscillation circuit stop is detected. The oscillation stop detection function can be enabled and disabled by the OCD1 to OCD0 bits in the OCD register.

Table 6.4 lists the specifications of the oscillation stop detection function.

Where the main clock corresponds to the CPU clock source and the OCD1 to OCD0 bits are "112" (oscillation stop detection function enabled), the system is placed in the following state if the main clock comes to a halt:

- The ring oscillator starts oscillation, and the ring oscillator clock becomes the clock source for CPU clock and peripheral functions in place of the main clock
- OCD register OCD2 bit = 1 (selecting ring oscillator clock)
- OCD register OCD3 bit = 1 (main clock stopped)
- CM1 register CM14 bit = 0 (ring oscillator oscillating)
- Oscillation stop detection interrupt request occurs

Item	Specification		
Oscillation stop detectable clock and	$f(X_{IN}) \ge 2 MHz$		
frequency bandwidth			
Enabling condition for oscillation stop	Set OCD1 to OCD0 bits to "112" (oscillation stop detection		
detection function	function enabled)		
Operation at oscillation stop detection	Oscillation stop detection interrupt occurs		

Table 6.4 Oscillation Stop Detection Function Specifications

6.5.1 How to Use Oscillation Stop Detection Function

- The oscillation stop detection interrupt shares the vector with the watchdog timer interrupt. If the oscillation stop detection and watchdog timer interrupts both are used, the interrupt source must be determined. Figure 6.7 shows to determine the interrupt source with the oscillation stop detection interrupt processing program.
- Where the main clock re-oscillated after oscillation stop, the clock source for the CPU clock and peripheral functions must be switched to the main clock in the program. Figure 6.8 shows the procedure for switching the clock source from the ring oscillator to the main

Figure 6.8 shows the procedure for switching the clock source from the ring oscillator to the main clock.

- To enter wait mode while using the oscillation stop detection function, set the CM02 bit to "0" (peripheral function clocks not turned off during wait mode).
- Since the oscillation stop detection function is provided in preparation for main clock stop due to external factors, set the OCD1 to OCD0 bits to "002" (oscillation stop detection function disabled) where the main clock is stopped or oscillated in the program, that is where the stop mode is selected or the CM05 bit is altered.
- This function cannot be used if the main clock frequency is 2 MHz or less. In that case, set the OCD1 to OCD0 bits to "002" (oscillation stop detection function disabled).

Generated Interrupt Source	Bit showing interrupt source		
Oscillation stop detection	(a) The OCD3 bit in the OCD register = 1		
((a) or (b))	(b) The OCD1 to OCD0 bits in the OCD register = 112 and the		
	OCD2 bit = 1		
Watchdog timer	The D43 bit in the D4INT register = 1		




Figure 6.7 Switching Clock Source From Ring Oscillator to Main Clock

7. Protection

In the event that a program runs out of control, this function protects the important registers so that they will not be rewritten easily. Figure 7.1 shows the PRCR register. The following lists the registers protected by the PRCR register.

- Registers protected by PRC0 bit: CM0, CM1, and OCD registers
- Registers protected by PRC1 bit: PM0 and PM1 registers
- Registers protected by PRC2 bit: PD0 register

Set the PRC2 bit to "1" (write enabled) and then write to any address, and the PRC2 bit will be set to "0" (write protected). The registers protected by the PRC2 bit should be changed in the next instruction after setting the PRC2 bit to "1". Make sure no interrupts will occur between the instruction in which the PRC2 bit is set to "1" and the next instruction. The PRC0 and PRC1 bits are not automatically set to "0" by writing to any address. They can only be set to "0" in a program.

	0 0 0 0 0] Symbol PRCR	Address 000A16	After reset 00XXX0002	
		Bit symbol	Bit name	Function	RW
	-	PRC0	Protect bit 0	Enable write to CM0, CM1, OCD registers	
				0 : Write protected 1 : Write enabled	RW
	·	PRC1	Protect bit 1	Enable write to PM0, PM1 registers	
				0 : Write protected 1 : Write enabled	RW
		PRC2	Protect bit 2	Enable write to PD0 register	
				0 : Write protected 1 : Write enabled ¹	RW
		- (b5-b3)	Reserved bit	When write, must set to "0"	RW
<u> </u>		- (b7-b6)	Reserved bit	When read, its content is "0".	RO

Figure 7.1 PRCR Register

8. Processor Mode

8.1 Types of Processor Mode

The processor mode is single-chip mode. Table 8.1 shows the features of the processor mode. Figure 8.1 shows the PM0 and PM1 register.

Table 8.1 Features of Processor Mode

Processor mode	Access space	Pins which are assigned I/O ports
Single-chip mode	SFR, internal RAM, internal ROM	All pins are I/O ports or peripheral function I/O pins

b6 b5 b4 b3 b2 b1 b0	Symbol PM0	Address 000416	After reset 0016	
	Bit symbol	Bit name	Function	RW
· · · · · · · · · · · · · · · · · · ·	(b1-b0)	Reserved bit	Must set to "0"	RW
	(b2)	Nothing is assigned. Wher content is indeterminate.	n write, set to "0". When read, its	—
	PM03	Software reset bit	Setting this bit to "1" resets the microcomputer. When read, its content is "0".	RW
	(b7-b4)	Nothing is assigned. Wher content is 0.	n write, set to "0". When read, its	
ocessor mode regis	RCR register ter 1 ¹ Symbol	to "1" (write enable) before w Address A	fter reset	
Set the PRC1 bit in the P ocessor mode regis	RCR register	to "1" (write enable) before w		RW
Set the PRC1 bit in the P ocessor mode regis	RCR register ter 1 ¹ Symbol PM1	to "1" (write enable) before w Address A 000516	fter reset 0016	RW
Set the PRC1 bit in the P ocessor mode regis	RCR register ter 1 ¹ Symbol PM1 Bit symbol	to "1" (write enable) before w Address A 000516 Bit name	fter reset 0016 Function	
Set the PRC1 bit in the P ocessor mode regis	RCR register ter 1 ¹ Symbol PM1 Bit symbol (b0)	to "1" (write enable) before w Address A 000516 Bit name Reserved bit	fter reset 0016 Function Must set to "0"	RW
Set the PRC1 bit in the P ocessor mode regis	RCR register ter 1 ¹ Symbol PM1 Bit symbol (b0) (b1)	to "1" (write enable) before w Address A 000516 Bit name Reserved bit Reserved bit WDT inerrupt/reset switch bit	fter reset 0016 Function Must set to "0" Must set to "0" 0 : Watchdog timer interrupt	RW RW
Set the PRC1 bit in the P ocessor mode regis	RCR register ter 1 ¹ Symbol PM1 Bit symbol (b0) (b1) PM12	to "1" (write enable) before w Address A 000516 Bit name Reserved bit Reserved bit WDT inerrupt/reset switch bit Nothing is assigned. When	Ifter reset 0016 Function Must set to "0" Must set to "0" 0 : Watchdog timer interrupt 1 : Watchdog timer reset ²	RW RW

Figure 8.1 PM0 Register and PM1 Register

9. Bus

During access, the ROM/RAM and the SFR have different bus cycles. Table 9.1 shows bus cycles for access space.

The ROM/RAM and SFR are connected to the CPU through an 8-bit bus. When accessing in word (16 bits) units, these spaces are accessed twice in 8-bit units. Table 9.2 shows bus cycles in each access space.

Table 9.1	Bus Cycles	for	Access	Space
-----------	-------------------	-----	--------	-------

Access space	Bus cycle
SFR	2 CPU clock cycles
ROM/RAM	1 CPU clock cycles

Table 9.2 Access Unit and Bus Operation

Space	SFR	ROM/RAM
Even address byte access	CPU clock	CPU clock Address XX Data XX
Add address byte access	CPU clock	CPU clock Address X Odd X Data X Data
Even address word access	CPU clock CPU cl	CPU clock Address X Even X Even+1 X Data X Data X Data X
Add address word access	CPU clock CPU cl	CPU clock

10. Interrupt

10.1 Interrupt Overview

10.1.1 Type of Interrupts

Figure 10.1 shows types of interrupts.




Figure 10.1 Interrupts

- Maskable Interrupt: An interrupt which can be enabled (disabled) by the interrupt enable flag (I flag) or whose interrupt priority <u>can be changed</u> by priority level.
- Non-maskable Interrupt: An interrupt which cannot be enabled (disabled) by the interrupt enable flag (I flag) or whose interrupt priority <u>cannot be changed</u> by priority level.

10.1.2 Software Interrupts

R8C/10 Group

A software interrupt occurs when executing certain instructions. Software interrupts are non-maskable interrupts.

Undefined Instruction Interrupt

An undefined instruction interrupt occurs when executing the UND instruction.

Overflow Interrupt

An overflow interrupt occurs when executing the INTO instruction with the O flag set to "1" (the operation resulted in an overflow). The following are instructions whose O flag changes by arithmetic:

ABS, ADC, ADCF, ADD, CMP, DIV, DIVU, DIVX, NEG, RMPA, SBB, SHA, SUB

BRK Interrupt

A BRK interrupt occurs when executing the BRK instruction.

• INT Instruction Interrupt

An INT instruction interrupt occurs when executing the INT instruction. Software interrupt Nos. 0 to 63 can be specified for the INT instruction. Because software interrupt Nos. 4 to 31 are assigned to peripheral function interrupts, the same interrupt routine as for peripheral function interrupts can be executed by executing the INT instruction.

In software interrupt Nos. 0 to 31, the U flag is saved to the stack during instruction execution and is cleared to "0" (ISP selected) before executing an interrupt sequence. The U flag is restored from the stack when returning from the interrupt routine. In software interrupt Nos. 32 to 63, the U flag does not change state during instruction execution, and the SP then selected is used.

10.1.3 Hardware Interrupts

Hardware interrupts are classified into two types — special interrupts and peripheral function interrupts.

(1) Special Interrupts

Special interrupts are non-maskable interrupts.

Watchdog Timer Interrupt

Generated by the watchdog timer. Once a watchdog timer interrupt is generated, be sure to initialize the watchdog timer. For details about the watchdog timer, refer to Chapter 11, "Watchdog Timer."

Oscillation Stop Detection Interrupt

Generated by the oscillation stop detection function. For details about the oscillation stop detection function, refer to Chapter 6, "Clock Generation Circuit."

Single-step Interrupt

Do not normally use this interrupt because it is provided exclusively for use by development support tools.

Address Match Interrupt

An address match interrupt is generated immediately before executing the instruction at the address indicated by the RMAD0 to RMAD1 register that corresponds to one of the AIER register's AIER0 or AIER1 bit which is "1" (address match interrupt enabled). For details about the address match interrupt, refer to Section 10.4, "Address Match Interrupt."

(2) Peripheral Function Interrupts

Peripheral function interrupts are maskable interrupts and generated by the microcomputer's internal functions. The interrupt sources for peripheral function interrupts are listed in Table 10.2. "Relocatable Vector Tables". For details about the peripheral functions, refer to the description of each peripheral function in this manual.

10.1.4 Interrupts and Interrupt Vector

R8C/10 Group

One interrupt vector consists of 4 bytes. Set the start address of each interrupt routine in the respective interrupt vectors. When an interrupt request is accepted, the CPU branches to the address set in the corresponding interrupt vector. Figure 10.2 shows the interrupt vector.




Figure 10.2 Interrupt Vector

• Fixed Vector Tables

The fixed vector tables are allocated to the addresses from 0FFDC16 to 0FFFF16. Table 10.1 lists the fixed vector tables. In the flash memory version of microcomputer, the vector addresses (H) of fixed vectors are used by the ID code check function. For details, refer to Section 17.3, "Functions to Prevent Flash Memory from Rewriting."

Table 10.1 Fixed Vector Tables

Interrupt source	Vector addresses	Remarks	Reference
	Address (L) to address (H)		
Undefined instruction	0FFDC16 to 0FFDF16	Interrupt on UND instruction	R8C series software
Overflow	0FFE016 to 0FFE316	Interrupt on INTO instruction	manual
BRK instruction	0FFE416 to 0FFE716	If the contents of address OFFE716 is FF16, program ex- ecution starts from the address shown by the vector in the relocatable vector table.	
Address match	0FFE816 to 0FFEB16		Address match interrupt
Single step ¹	0FFEC16 to 0FFEF16		
Watchdog timer, oscillation stop detection	0FFF016 to 0FFF316		Watchdog timer, clock generation circuit
(Reserved)	0FFF416 to 0FFF716		
(Reserved)	0FFF816 to 0FFFB16		
Reset	0FFFC16 to 0FFFF16		Reset

Note: Do not normally use this interrupt because it is provided exclusively for use by development support tools.

Relocatable Vector Tables

The 256 bytes beginning with the start address set in the INTB register comprise a relocatable vector table area. Table 10.2 lists interrupts and vector tables located in the relocatable vector table.

Interrupt source	Vector address ¹ Address (L) to address (H)	Software interrupt number	Reference
BRK instruction ²	+0 to +3 (000016 to 000316)	0	R8C/Tiny Series
(Reserved)		1 to 12	software manual
Key input interrupt	+52 to +55 (003416 to 003716)	13	Key input interrupt
A-D	+56 to +59 (003816 to 003B16)	14	A-D converter
(Reserved)		15, 16	
UART0 transmit	+68 to +71 (0044 16 to 004716)	17	
UART0 receive	+72 to +75 (0048 16 to 004B16)	18	Carial VO
UART1 transmit	+76 to +79 (004C 16 to 004F16)	19	Serial I/O
UART1 receive	+80 to +83 (0050 16 to 0053 16)	20	
ĪNT2	+84 to +87 (005416 to 005716)	21	INT interrupt
Timer X	+88 to +91 (005816 to 005B16)	22	Timer X
Timer Y	+92 to +95 (005C 16 to 005F16)	23	Timer Y
Timer Z	+96 to +99 (0060 16 to 0063 16)	24	Timer Z
ĪNT1	+100 to +103 (006416 to 006716)	25	
INT3	+104 to +107 (0068 16 to 006B16)	26	INT interrupt
Timer C	+108 to +111 (006C 16 to 006F16)	27	Timer C
(Reserved)		28	
ĪNTO	+116 to +119 (007416 to 007716)	29	INT interrupt
(Reserved)		30	
(Reserved)		31	
0.6	+128 to +131 (0080 16 to 008316)	32	R8C/Tiny Series
Software interrupt ²	to	to	software manual
	+252 to +255 (00FC 16 to 00FF16)	63	

Table 10.2 Interrupt and Vector Tables in Relocatable Vector Tables

Notes:


1. Address relative to address in INTB.

2. These interrupts cannot be disabled using the I flag.

10.1.5 Interrupt Control

The following describes how to enable/disable the maskable interrupts, and how to set the priority in which order they are accepted. What is explained here does not apply to nonmaskable interrupts. Use the FLG register's I flag, IPL, and each interrupt control register's ILVL2 to ILVL0 bits to enable/ disable the maskable interrupts. Whether an interrupt is requested is indicated by the IR bit in each interrupt control register.

Figure 10.3 shows the interrupt control registers.



$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Sym INT		After reset XX00X0002	
	Bit symbol	Bit name	Function	RW
	ILVL0	Interrupt priority level select bit	^{b2 b1 b0} 0 0 0 : Level 0 (interrupt disabled) 0 0 1 : Level 1	RW
	ILVL1		0 1 0 : Level 2 0 1 1 : Level 3 1 0 0 : Level 4 1 0 1 : Level 5	RW
	ILVL2		1 1 0 : Level 6 1 1 1 : Level 7	RW
	IR	Interrupt request bit	0: Interrupt not requested 1: Interrupt requested	RW ¹
	POL	Polarity select bit ^{3, 4}	0 : Selects falling edge 1 : Selects rising edge	RW
		Reserved bit	Must always be set to "0"	RW
	 (b7-b6)	Nothing is assigned. When write, set to "0". W	hen read, its content is indeterminate.	

2. To rewrite the interrupt control register, do so at a point that does not generate the interrupt request for that register. Refer to the paragraph 1.2.6 "Changing Interrupt Control Registers" in the Usage Notes Reference Book. 3. If the INTOPL bit in the INTEN register is set to "1" (both edges), set the POL bit to "0 " (selecting falling edge).

4. The IR bit may be set to "1" (interrupt requested) when the POL bit is rewritten. Refer to the paragraph 1.2.5 "Changing Interrupt Source" in the Usage Notes Reference Book.

Figure 10.3 Interrupt Control Registers



• I Flag

The I flag enables or disables the maskable interrupt. Setting the I flag to "1" (enabled) enables the maskable interrupt. Setting the I flag to "0" (disabled) disables all maskable interrupts.

• IR Bit

The IR bit is set to "1" (interrupt requested) when an interrupt request is generated. Then, when the interrupt request is accepted and the CPU branches to the corresponding interrupt vector, the IR bit is cleared to "0" (= interrupt not requested).

The IR bit can be cleared to "0" in a program. Note that do not write "1" to this bit.

• ILVL2 to ILVL0 Bits and IPL

Interrupt priority levels can be set using the ILVL2 to ILVL0 bits.

Table 10.3 shows the settings of interrupt priority levels and Table 10.4 shows the interrupt priority levels enabled by the IPL.

The following are conditions under which an interrupt is accepted:

· I flag = 1

- \cdot IR bit = 1
- interrupt priority level > IPL

The I flag, IR bit, ILVL2 to ILVL0 bits and IPL are independent of each other. In no case do they affect one another.

ILVL2 to ILVL0 bits	Interrupt priority level	Priority order
0002	Level 0 (interrupt disabled)	
0012	Level 1	Lowest
0102	Level 2	
0112	Level 3	
1002	Level 4	
1012	Level 5	
1102	Level 6	
1112	Level 7	Highest

Table 10.3 Settings of Interrupt Priority Levels

Table 10.4 Interrupt Priority Levels Enabled by IPL

IPL	Enabled interrupt priority levels
0002	Interrupt levels 1 and above are enabled
0012	Interrupt levels 2 and above are enabled
0102	Interrupt levels 3 and above are enabled
0112	Interrupt levels 4 and above are enabled
1002	Interrupt levels 5 and above are enabled
1012	Interrupt levels 6 and above are enabled
1102	Interrupt levels 7 and above are enabled
1112	All maskable interrupts are disabled

Interrupt Sequence

An interrupt sequence — what are performed over a period from the instant an interrupt is accepted to the instant the interrupt routine is executed — is described here.

If an interrupt occurs during execution of an instruction, the processor determines its priority when the execution of the instruction is completed, and transfers control to the interrupt sequence from the next cycle. If an interrupt occurs during execution of either the SMOVB, SMOVF, SSTR or RMPA instruction, the processor temporarily suspends the instruction being executed, and transfers control to the interrupt sequence.

The CPU behavior during the interrupt sequence is described below. Figure 10.4 shows time required for executing the interrupt sequence.

- (1) The CPU gets interrupt information (interrupt number and interrupt request priority level) by reading the address 0000016. Then it clears the IR bit for the corresponding interrupt to "0" (interrupt not requested).
- (2) The FLG register immediately before entering the interrupt sequence is saved to the CPU's internal temporary register^(Note).
- (3) The I, D and U flags in the FLG register become as follows:

The I flag is cleared to "0" (interrupts disabled).

The D flag is cleared to "0" (single-step interrupt disabled).

The U flag is cleared to "0" (ISP selected).

However, the U flag does not change state if an INT instruction for software interrupt Nos. 32 to 63 is executed.

- (4) The CPU's internal temporary register (Note) is saved to the stack.
- (5) The PC is saved to the stack.
- (6) The interrupt priority level of the accepted interrupt is set in the IPL.
- (7) The start address of the relevant interrupt routine set in the interrupt vector is stored in the PC.

After the interrupt sequence is completed, the processor resumes executing instructions from the start address of the interrupt routine.

CPU clock	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20
Address bus	Address Indeterminate SP-2 SP-1 SP-4 SP-3 VEC VEC+1 VEC+2 PC
	SP-2 SP-4 VEC contents contents
Data bus	Interrupt Indeterminate
	SP-1 contents
RD	
WR	
	leterminate state depends on the instruction queue buffer. A read cycle occurs when the instruction queue buffer is ready pt instructions.

Note: This register cannot be used by user.

Figure 10.4 Time Required for Executing Interrupt Sequence

• Interrupt Response Time

R8C/10 Group

Figure 10.5 shows the interrupt response time. The interrupt response or interrupt acknowledge time denotes a time from when an interrupt request is generated till when the first instruction in the interrupt routine is executed. Specifically, it consists of a time from when an interrupt request is generated till when the instruction then executing is completed (see #a in Figure 10.5) and a time during which the interrupt sequence is executed (20 cycles, see #b in Figure 10.5).




Figure 10.5 Interrupt Response Time

Variation of IPL when Interrupt Request is Accepted

When a maskable interrupt request is accepted, the interrupt priority level of the accepted interrupt is set in the IPL.

When a software interrupt or special interrupt request is accepted, one of the interrupt priority levels listed in Table 10.5 is set in the IPL. Shown in Table 10.5 are the IPL values of software and special interrupts when they are accepted.

Table 10.5 IPL Level That Is Set to IPL When A Software or Special Interrupt Is A	cented
Table 10.5 II L Level That is bet to it L when A boltware of opecial interrupt is A	Jucchien

Interrupt sources	Level that is set to IPL
Watchdog timer, oscillation stop detection	7
Software, address match, single-step	Not changed

Saving Registers

In the interrupt sequence, the FLG register and PC are saved to the stack.

At this time, the 4 high-order bits in the PC and the 4 high-order (IPL) and 8 low-order bits in the FLG register, 16 bits in total, are saved to the stack first. Next, the 16 low-order bits in the PC are saved. Figure 10.6 shows the stack status before and after an interrupt request is accepted.

The other necessary registers must be saved in a program at the beginning of the interrupt routine. Use the PUSHM instruction, and all registers except SP can be saved with a single instruction.




Figure 10.6 Stack Status Before and After Acceptance of Interrupt Request

The registers are saved in four steps, 8 bits at a time. Figure 10.7 shows the operation of the saving registers.

Note: When any INT instruction in software numbers 32 to 63 has been executed, this is the SP indicated by the U flag. Otherwise, it is the ISP.




Figure 10.7 Operation of Saving Register

• Returning from an Interrupt Routine

The FLG register and PC in the state in which they were immediately before entering the interrupt sequence are restored from the stack by executing the REIT instruction at the end of the interrupt routine. Thereafter the CPU returns to the program which was being executed before accepting the interrupt request.

Return the other registers saved by a program within the interrupt routine using the POPM or similar instruction before executing the REIT instruction.

• Interrupt Priority

If two or more interrupt requests are generated while executing one instruction, the interrupt request that has the highest priority is accepted.

For maskable interrupts (peripheral functions), any desired priority level can be selected using the ILVL2 to ILVL0 bits. However, if two or more maskable interrupts have the same priority level, their interrupt priority is resolved by hardware, with the highest priority interrupt accepted.

The watchdog timer and other special interrupts have their priority levels set in hardware. Figure 10.8 shows the priorities of hardware interrupts.

Software interrupts are not affected by the interrupt priority. If an instruction is executed, control branches invariably to the interrupt routine.

Reset > WDT/Oscillation stop detection > Peripheral function > Single step > Address match

Figure 10.8 Hardware Interrupt Priority

• Interrupt Priority Resolution Circuit

R8C/10 Group

The interrupt priority resolution circuit is used to select the interrupt with the highest priority among those requested.

Figure 10.9 shows the circuit that judges the interrupt priority level.




Figure 10.9 Interrupts Priority Select Circuit

10.2 INT Interrupt

10.2.1 INTO Interrupt

INTO interrupt is triggered by an INTO input. When using INTO interrupts, the INTOEN bit in the INTEN register must be set to "1" (enabling). The edge polarity is selected using the INTOPL bit in the INTEN register and the POL bit in the INTOIC register. The IR bit may be set to "1" (interrupt requested) after changing the INTOPL or POL bit. The IR bit must be set to "0" (interrupt not requested) after changing the INTOPL and POL bits.

Inputs can be passed through a digital filter with three different sampling clocks. Figure 10.10 shows the INTEN and INTOF registers.




Figure 10.10 INTEN Register and INTOF Register

10.2.2 INT0 Input Filter

The INT0 input has a digital filter which can be sampled by one of three sampling clocks. The sampling clock is selected using the INT0F1 to INT0F0 bits in the INT0F register. The IR bit in the INT0IC register is set to "1" (interrupt requested) when the sampled input level matches three times. When the INT0F1 to INT0F0 bits are set to "012", "102", or "112", the P4_5 bit in the P4 register indicates the filtered value.

Figure 10.11 shows the INT0 input filter configuration. Figure 10.12 shows an operation example of INT0 input filter.




Figure 10.11 INT0 Input Filter




Figure 10.12 Operation Example of INT0 Input Filter

10.2.3 INT1 Interrupt and INT2 Interrupt

R8C/10 Group

INT1 interrupts are triggered by INT1 inputs. The edge polarity is selected with the R0EDG bit in the TXMR register. The INT1 pin can be used only when the Timer X is in timer mode because the INT1 pin shares the same pin with the CNTR0 pin.

INT2 interrupts are triggered by $\overline{INT2}$ inputs. The edge polarity is selected with the R1EDG bit in the TYZMR register. The $\overline{INT2}$ pin can be used only when the Timer Y is in timer mode because the $\overline{INT2}$ pin shares the same pin with the CNTR1 pin.

Figure 10.13 shows the TXMR and TYZMR registers when using INT1 and INT2 interrupts.

7 b6 b5 b4 0 0 0 0	b3 b2	00	Symbol TXMR	Address 008B16		
			Bit symbol	Bit name	Function	RW
			TXMOD0	Operation mode select bit 0, 1	0 0 : Timer mode or pulse period measurement mode ³	RW
		l	TXMOD1			RW
			R0EDG	INT1/CNTR0 polarity switching bit ^{1, 2}	0 : Rising edge 1 : Falling edge	RW
	l		TXS	Timer X count start flag	0 : Stops counting 1 : Starts counting	RW
			TXOCNT	Must set to "0" in tim	er mode	RW
			TXMOD2	Operation mode select bit 2	0 : Other than pulse period measurement mode ³	RW
			TXEDG	Must set to "0" in tim	er mode	RW
			TXUND	Must set to "0" in tim	er mode	RW
paragra 2. This bit 3. When u Fimer Y, 2	aph 19. is used using IN Z moo	2.5 "Ch d to sele NT1 inte	anging Interrup ect the polarity o rrupts. should s ister	t S <u>our</u> ce" in the Usage of INT1 interrupt in time select timer mode.		
paragra 2. This bit 3. When u	aph 19. is used using IN Z moo	2.5 "Ch d to sele NT1 inte	anging Interrup act the polarity of rrupts, should s jister Symbol TYZMR	t Source" in the Usage of INT1 interrupt in time	Notes Reference Book. er mode. After reset 0016	
paragra 2. This bit 3. When u	aph 19. is used using IN Z moo	2.5 "Ch <u>d to sele</u> VT1 inte de reg	anging Interrup ect the polarity o rrupts. should s ister Symbol	t Source" in the Usage of INT1 interrupt in time select timer mode. Address	Notes Reference Book. er mode. After reset	RW
paragra 2. This bit 3. When u	aph 19. is used using IN Z moo	2.5 "Ch <u>d to sele</u> VT1 inte de reg	anging Interrup act the polarity of rrupts, should s jister Symbol TYZMR	t S <u>our</u> ce" in the Usage of INT 1 interrupt in time select timer mode. Address 008016	Notes Reference Book. er mode. After reset 0016	
paragra 2. This bit 3. When u	aph 19. is used using IN Z moo	2.5 "Ch <u>d to sele</u> VT1 inte de reg	anging Interrup cct the polarity of rrupts, should s ister Symbol TYZMR	t Source" in the Usage of INT 1 interrupt in time select timer mode. Address 008016 Bit name Timer Y operation	Notes Reference Book. er mode. After reset 0016 Function	RW
paragra 2. This bit 3. When u	aph 19. is used using IN Z moo	2.5 "Ch <u>d to sele</u> VT1 inte de reg	anging Interrup act the polarity of rrupts, should s ister Symbol TYZMR Bit symbol TYMOD0	t Source" in the Usage of INT1 interrupt in time select timer mode. Address 008016 Bit name Timer Y operation mode bit INT2/CNTR1 polarity	Notes Reference Book. er mode. After reset 0016 Function 0 : Timer mode ¹ 0 : Rising edge	RW RW
paragra 2. This bit 3. When u	aph 19. is used using IN Z moo	2.5 "Ch <u>d to sele</u> VT1 inte de reg	anging Interrup cct the polarity of rrupts, should s lister Symbol TYZMR Bit symbol TYMOD0 R1EDG	t Source" in the Usage of INT1 interrupt in time select timer mode. Address 008016 Bit name Timer Y operation mode bit INT2/CNTR1 polarity switching bit ² Timer Y write	Notes Reference Book. er mode. After reset 0016 Function 0 : Timer mode 1 0 : Rising edge 1 : Falling edge 0 : Write to reload register and counter simultaneously	RW RW RW
paragra 2. This bit 3. When u	aph 19. is used using IN Z moo	2.5 "Ch <u>d to sele</u> VT1 inte de reg	anging Interrup cot the polarity of rrupts, should s ister Symbol TYZMR Bit symbol TYMOD0 R1EDG TYWC	t Source" in the Usage of INT1 interrupt in time select timer mode. Address 008016 Bit name Timer Y operation mode bit INT2/CNTR1 polarity switching bit ² Timer Y write control bit Timer Y count	Notes Reference Book. er mode. After reset 0016 Function 0 : Timer mode ¹ 0 : Rising edge 1 : Falling edge 0 : Write to reload register and counter simultaneously 1 : Write to reload register 0 : Stops counting	RW RW RW RW
paragra 2. This bit 3. When u	aph 19. is used using IN Z moo	2.5 "Ch <u>d to sele</u> VT1 inte de reg	anging Interrup cot the polarity of rrupts, should s ister Symbol TYZMR Bit symbol TYMOD0 R1EDG TYWC TYS	t Source" in the Usage of INT1 interrupt in time select timer mode. Address 008016 Bit name Timer Y operation mode bit INT2/CNTR1 polarity switching bit ² Timer Y write control bit Timer Y count start flag	Notes Reference Book. er mode. After reset 0016 Function 0 : Timer mode ¹ 0 : Rising edge 1 : Falling edge 0 : Write to reload register and counter simultaneously 1 : Write to reload register 0 : Stops counting	RW RW RW RW RW
paragra 2. This bit 3. When u	aph 19. is used using IN Z moo	2.5 "Ch <u>d to sele</u> VT1 inte de reg	anging Interrup set the polarity of rrupts, should s ister Bit symbol TYZMR Bit symbol TYMOD0 R1EDG TYWC TYS TZMOD0	t Source" in the Usage of INT1 interrupt in time select timer mode. Address 008016 Bit name Timer Y operation mode bit INT2/CNTR1 polarity switching bit ² Timer Y write control bit Timer Y count start flag	Notes Reference Book. er mode. After reset 0016 Function 0 : Timer mode ¹ 0 : Rising edge 1 : Falling edge 0 : Write to reload register and counter simultaneously 1 : Write to reload register 0 : Stops counting	RW RW RW RW RW RW
paragra 2. This bit	aph 19. is used using IN Z moo	2.5 "Ch <u>d to sele</u> VT1 inte de reg	anging Interrup cct the polarity of rrupts, should s ister Symbol TYZMR Bit symbol TYMOD0 R1EDG TYWC TYS TZMOD0 TZMOD1	t Source" in the Usage of INT1 interrupt in time select timer mode. Address 008016 Bit name Timer Y operation mode bit INT2/CNTR1 polarity switching bit ² Timer Y write control bit Timer Y count start flag	Notes Reference Book. er mode. After reset 0016 Function 0 : Timer mode ¹ 0 : Rising edge 1 : Falling edge 0 : Write to reload register and counter simultaneously 1 : Write to reload register 0 : Stops counting	RW RW RW RW RW RW RW RW

Figure 10.13 TXMR Register and TYZMR Register when INT1 and INT2 Interrupt Used



10.2.4 INT3 Interrupt

INT3 interrupts are triggered by INT3 inputs. The TCC07 bit in the TCC0 register should be se to "0" (INT3). The INT3 input has a digital filter which can be sampled by one of three sampling clocks. The sampling clock is selected using the TCC11 to TCC10 bits in the TCC1 register. The IR bit in the INT3IC register is set to "1" (interrupt requested) when the sampled input level matches three times. The P3_3 bit in the P3 register indicates the previous value before filtering regardless of values set in the TCC11 to TCC10 bits.

When setting the TCC07 bit to "1" (fRING128), INT3 interrupts are triggered by fRING128 clock. The IR bit in the INT3IC register is set to "1" (interrupt requested) every fRING128 clock cycle or every half fRING128 clock cycle.




Figure 10.14 shows the TCC0 and TCC1 registers.

Figure 10.14 TCC0 Register and TCC1 Register

1...

Bit symbol

TCC10

TCC11

(b7-b2)

Notes:

Bit name

INT3 input filter select bit¹

Reserved bit

1. Input is recognized only when the same value from INT3 pin is sampled three times in succession.

Function

0 1 : Filter with f1 sampling 1 0 : Filter with f8 sampling

1 1 : Filter with f32 sampling

b1 b0

0 0: No filter

Must set to "0"

RW

RW

RW

RW

10.3 Key Input Interrupt

A key input interrupt is generated on an input edge of any of the $\overline{K10}$ to $\overline{K13}$ pins. Key input interrupts can be used as a key-on wakeup function to exit wait or stop mode. $\overline{K1i}$ input can be enabled or disabled selecting with the KIiEN (i=0 to 3) bit in the KIEN register. The edge polarity can be rising edge or falling edge selecting with the KIiPL bit in the KIEN register. Note, however, that while input on any $\overline{K1i}$ pin which has had the KIiPL bit set to "0" (falling edge) is pulled low, inputs on all other pins of the port are not detected as interrupts. Similarly, while input on any $\overline{K1i}$ pin which has had the KIiPL bit set to "1" (rising edge) is pulled high, inputs on all other pins of the port are not detected as interrupts. Figure 10.15 shows a block diagram of the key input interrupt.




Figure 10.15 Key Input Interrupt




Figure 10.16 KIEN Register



10.4 Address Match Interrupt

An address match interrupt is generated immediately before executing the instruction at the address indicated by the RMADi register (i=0, 1). Set the start address of any instruction in the RMADi register. Use the AIER0 and AIER1 bits in the AIER register to enable or disable the interrupt. Note that the address match interrupt is unaffected by the I flag and IPL.

The value of the PC that is saved to the stack when an address match interrupt is acknowledged varies depending on the instruction at the address indicated by the RMAD i register (see the paragraph "register saving" for the value of the PC). Not appropriate return address is pushed on the stack. There are two ways to return from the address match interrupt as follows:

• Change the content of the stack and use a REIT instruction.

• Use an instruction such as POP to restore the stack as it was before an interrupt request was acknowledged. And then use a jump instruction.

Table 10.6 lists the value of the PC that is saved to the stack when an address match interrupt is acknowledged.

Figure 10.17 shows the AIER, and RMAD1 to RMAD0 registers.

Table 10.6 Value of PC Saved to Stack when Address Match Interrupt Acknowledged

Address in	PC value saved ^{Note}				
16-bit operation code instruction					Address indicated by
Instruction shown be	 Instruction shown below among 8-bit operation code instructions 				
ADD.B:S #IMM8,de	est SUB.B:S	#IMM8,dest	AND.B:S	#IMM8,dest	
OR.B:S #IMM8,de	est MOV.B:S	#IMM8,dest	STZ.B:S	#IMM8,dest	
STNZ.B:S #IMM8,de	st STZX.B:S	#IMM81,#IM	M82,dest		
CMP.B:S #IMM8,de	est PUSHM	src	POPM d	est	
JMPS #IMM8	JSRS	#IMM8			
MOV.B:S #IMM,des					
Instructions other than the above					Address indicated by
					RMADi register + 1

Note: See the paragraph "saving registers" for the PC value saved.

Table 10.7 Relationship Between Address Match Interrupt Sources and Associated Registers

Address match interrupt sources	Address match interrupt enable bit	Address match interrupt register
Address match interrupt 0	AIER0	RMAD0
Address match interrupt 1	AIER1	RMAD1






Figure 10.17 AIER Register and RMAD0 to RMAD1 Registers

11. Watchdog Timer

The watchdog timer is the function of detecting when the program is out of control. Therefore, we recommend using the watchdog timer to improve reliability of a system. The watchdog timer contains a 15-bit counter which counts down the clock derived by dividing the CPU clock using the prescaler. Whether to generate a watchdog timer interrupt request or apply a watchdog timer reset as an operation to be performed when the watchdog timer underflows after reaching the terminal count can be selected using the PM12 bit in the PM1 register. The PM12 bit can only be set to "1" (reset). Once this bit is set to "1", it cannot be set to "0" (watchdog timer interrupt) in a program. Refer to Section 5.1.3, "Watchdog Timer Reset" for details.

The divide-by-N value for the prescaler can be chosen to be 16 or 128 with the WDC7 bit in the WDC register. The period of watchdog timer can be calculated as given below. The period of watchdog timer is, however, subject to an error due to the prescaler.

Watchdog timer period =	Prescaler dividing (16 or 128) X Watchdog timer count (32768)		
Waterlady timer period –	CPU clock		

For example, when CPU clock = 16 MHz and the divide-by-N value for the prescaler= 16, the watchdog timer period is approx. 32.8 ms.

Note that the watchdog timer and the prescaler both are inactive after reset, so that the watchdog timer is activated to start counting by writing to the WDTS register. After that, the watchdog timer is initialized by writing to the WDTR register and the counting continues.

In stop mode and wait mode, the watchdog timer and prescaler are stopped. Counting is resumed from the held value when the modes or state are released.

Figure 11.1 shows the block diagram of the watchdog timer. Figure 11.2 shows the watchdog timer-related registers.




Figure 11.1 Watchdog Timer Block Diagram




Figure 11.2 WDC Register, WDTR Register, and WDTS Register

12. Timers

The microcomputer has three 8-bit timers and one 16-bit timer. The three 8-bit timers are Timer X, Timer Y, and Timer Z and each one has an 8-bit prescaler. The 16-bit timer is Timer C and has a capture. All these timers function independently. The count source for each timer is the operating clock that regulates the timing of timer operations such as counting and reloading.

Table 12.1 lists functional comparison.

Table 12.1 Functional Comparison

ltem		Timer X	Timer Y	Timer Z	Timer C
Configuration		8-bit timer	8-bit timer	8-bit timer	16-bit timer
		with 8-bit	with 8-bit	with 8-bit	
		prescaler	prescaler	prescaler	
Count		Down	Down	Down	Up
Count sour	се	•f1	•f1	•f1	•f1
		•f2	•f8	•f2	•f8
		•f8	•fRING	•f8	•f32
		•f32	•Input from	•Timer Y	
			CNTR1 pin	underflow	
Function	Timer mode	provided	provided	provided	not provided
	Pulse output mode	provided	not provided	not provided	not provided
	Event counter mode	provided	provided ¹	not provided	not provided
	Pulse width				
	measurement mode	provided	not provided	not provided	not provided
	Pulse period				
	measurement mode	provided	not provided	not provided	not provided
	Programmable waveform				
	generation mode	not provided	provided	provided	not provided
	Programmable one-shot				
	generation mode	not provided	not provided	provided	not provided
	Programmable wait				
	one-shot generation mode	not provided	not provided	provided	not provided
Capture		not provided	not provided	not provided	provided
Input pin		CNTR ₀	CNTR1	INT ₀	TCIN
Output pin		CNTR ₀			
		CNTR ₀	CNTR1	TZOUT	not provided
Related inte	errupt	Timer X int	Timer Y int	Timer Z int	Timer C int
		INT1 int	INT2 int	INT0 int	INT3 int
Timer stop		provided	provided	provided	provided

Note: Select the input from the CNTR1 pin as a count source of timer mode.

12.1 Timer X

R8C/10 Group

The Timer X is an 8-bit timer with an 8-bit prescaler. Figure 12.1 shows the block diagram of Timer X. Figures 12.2 and 12.3 show the Timer X-related registers.

The Timer X has five operation modes listed as follows:

• Timer mode: The timer counts an internal count source (clock source).

The timer counts external pulses.

Pulse output mode:

The timer counts an internal count source and outputs the pulses whose polarity is inverted at the timer the timer underflows.

- Event counter mode:
- Pulse width measurement mode: The timer measures an external pulse's pulse width.
- Pulse period measurement mode: The timer measures an external pulse's period.




Figure 12.1 Timer X Block Diagram

b6 b5 b4 b3 b2 b1 b0	Symbol TXMR	Addre: 008B		
	Bit symbol	Bit name	Function	RW
	TXMOD0	Operation mode select bit 0, 1	0 0 : Timer mode or pulse period measurement mode	RW
	TXMOD1		0 1 : Pulse output mode1 0 : Event counter mode1 1 : Pulse width measurement mode	RW
	R0EDG	INT1/CNTR0 polarity switching bit ¹	Function varies with each operation mode	RW
	TXS	Timer X count start flag	0 : Stops counting 1 : Starts counting	RW
	TXOCNT	P30/CNTR0 select bit	Function varies with each operation mode	RW
	TXMOD2	Operation mode select bit 2	0 : Except in pulse period measurement mode 1 : Pulse period measurement mode	RW
	TXEDG	Active edge reception flag	Function varies with each operation mode.	RW
	TXUND	Timer X under flow flag	Function varies with each operation mode.	RW

Figure 12.2 TXMR Register



Under development Preliminary specification Specifications in this manual are tentative and subject to change.

R8C/10 Group




Figure 12.3 PREX Register, TX Register, and TCSS Register



12.1.1 Timer Mode

In this mode, the timer counts an internally generated count source (See "Table 12.2 Timer Mode Specifications"). Figure 12.4 shows the TXMR register in timer mode.

Item	Specification
Count source	f1, f2, f8, f32
Count operation	Down-count
	• When the timer underflows, it reloads the reload register contents before continuing
	counting
Divide ratio	1/(n+1)(m+1) n: set value of PREX register, m: set value of TX register
Count start condition	Write "1" (count start) to TXS bit in TXMR register
Count stop condition	Write "0" (count stop) to TXS bit in TXMR register
Interrupt request generation timing	When Timer X underflows [Timer X interruption]
INT1/CNTR0 pin function	Programmable I/O port, or INT1 interrupt input
CNTR0 pin function	Programmable I/O port
Read from timer	Count value can be read by reading TX register
	Same applies to PREX register.
Write to timer	Value written to TX register is written to both reload register and counter.
	Same applies to PREX register.

Table 12.2 Timer Mode Specifications

7 b6 b5 b4 b3 b2 b1 b0 0<	Symbol TXMR	Address 008B16		
	Bit symbol	Bit name	Function	RW
	TXMOD0	Operation mode select bit 0, 1	0 0 : Timer mode or pulse period measurement mode	RW
	TXMOD1			RW
	R0EDG	INT1/CNTR0 polarity switching bit ^{1, 2}	0 : Rising edge 1 : Falling edge	RW
	TXS	Timer X count start flag	0 : Stops counting 1 : Starts counting	RW
	TXOCNT	Must set to "0" in time	er mode	RW
	TXMOD2	Operation mode select bit 2	0 : Other than pulse period measurement mode	RW
TXEDG		Must set to "0" in timer mode		RW
TXUND		Must set to "0" in timer mode		RW

Figure 12.4 TXMR Register in Timer Mode

12.1.2 Pulse Output Mode

R8C/10 Group

Write to timer

Select function

In this mode, the timer counts an internally generated count source, and outputs from the CNTR0 pin a pulse whose polarity is inverted each time the timer underflows (See "Table 12.3 Pulse Output mode Specifications"). Figure 12.5 shows TXMR register in pulse output mode.

Value written to TX register is written to both reload register and counter.

The polarity of CNTR0 output pulse can be reversed with TXOCNT bit

Polarity level at starting of pulse output can be selected with R0EDG bit

Table 12.3 Pulse Output	mode Specifications
Item	Specification
Count source	f1, f2, f8, f32
Count operation	Down-count
	• When the timer underflows, it reloads the reload register contents before continuing counting
Divide ratio	1/(n+1)(m+1) n: set value of PREX register, m: set value of TX register
Count start condition	Write "1" (count start) to TXS bit in TXMR register
Count stop condition	Write "0" (count stop) to TXS bit in TXMR register
Interrupt request	When Timer X underflows [Timer X interruption]
generation timing	• Rising (R0EDG=0) or falling (R0EDG=1) of CNTR0 output [INT1 interrupt]
INT1/CNTR0 pin function	Pulse output
CNTR0 pin function	Programmable I/O port or inverted output of CNTR0
Read from timer	Count value can be read by reading TX register.
	Same applies to PREX register.

Same applies to PREX register.

• Inverted pulse output function

INT1/CNTR0 polarity switching function

able 12.3 Pulse Output Mede Specifications

b7 b6 b5 b4 b3 b2 b1 b0 0 0 0 0 1 0	Symbol TXMR	Address 008B16		
	Bit symbol	Bit name	Function	RW
	TXMOD0	Operation mode select bit 0, 1	1 0 : Event counter mode	RW
	TXMOD1			RW
	R0EDG	INT1/CNTR0 polarity switching bit1	0 : Rising edge 1 : Falling edge	RW
	TXS	Timer X count start flag	0 : Stops counting 1 : Starts counting	RW
	TXOCNT	Must set to "0" in event counter mode		RW
	TXMOD2	Must set to "0" in event counter mode		RW
TXEC		Must set to "0" in event counter mode		RW
TXUND		Must set to "0" in event counter mode		RW

Figure 12.5 TXMR Register in Pulse Output Mode



12.1.3 Event Counter Mode

In this mode, the timer counts an external signal fed to INT1/CNTR0 pin (See "Table 12.4 Event Counter Mode Specifications"). Figure 12.6 shows TXMR register in event counter mode.

Item	Specification
Count source	External signals fed to CNTR0 pin (Active edge is selected by program)
Count operation	Down count
	• When the timer underflows, it reloads the reload register contents before continuing
	counting
Divide ratio	1/(n+1)(m+1) n: set value of PREX register, m: set value of TX register
Count start condition	Write "1" (count start) to TXS bit in TXMR register
Count stop condition	Write "0" (count stop) to TXS bit in TXMR register
Interrupt request	When Timer X underflows [Timer X interrupt]
generation timing	CNTR0 input count edges [INT1 interrupt]
INT1/CNTR0 pin function	Count source input
CNTR0 pin function	Programmable I/O port
Read from timer	Count value can be read by reading TX register
	Same applies to PREX register.
Write to timer	Value written to TX register is written to both reload register and counter.
	Same applies to PREX register.
Select function	INT1/CNTR0 polarity switching function
	Active edge of count source can be selected with R0EDG.

b7 b6 b5 b4 b3 b2 b1 b0 0 0 0 0 1 0	Symbol TXMR	Address 008B16		
	Bit symbol	Bit name	Function	RW
	TXMOD0	Operation mode select bit 0, 1	1 0 : Event counter mode	RW
	TXMOD1			RW
	R0EDG	INT1/CNTR0 polarity switching bit ¹	0 : Rising edge 1 : Falling edge	RW
	TXS	Timer X count start flag	0 : Stops counting 1 : Starts counting	RW
	TXOCNT	Must set to "0" in eve	nt counter mode	RW
	TXMOD2	Must set to "0" in eve	nt counter mode	RW
	TXEDG	Must set to "0" in eve	nt counter mode	RW
<u>.</u>	TXUND	Must set to "0" in eve	nt counter mode	RW

1. The IR bit in the INT1IC register may be set to "1" (interrupt requested) when the R0EDG bit is rewritten. Refer to the paragraph 19.2.5 "Changing Interrupt Source" in the Usage Notes Reference Book.

Figure 12.6 TXMR Register in Event Counter Mode



12.1.4 Pulse Width Measurement Mode

In this mode, the timer measures the pulse width of an external signal fed to INT1/CNTR0 pin (See "Table 12.5 Pulse Width Measurement Mode Specifications"). Figure 12.7 shows the TXMR register in pulse width measurement mode. Figure 12.8 shows an operation example in pulse width measurement mode.

Table 12.5	Pulse Width Measurement Mode	Specifications
------------	------------------------------	----------------

Item	Specification
Count source	f1, f2, f8, f32
Count operation	Down-count
	• Continuously counts the selected signal only when the measurement pulse is "H" level, or conversely only "L" level.
	• When the timer underflows, it reloads the reload register contents before continuing counting
Count start condition	Write "1" (count start) to TXS bit in TXMR register
Count stop condition	Write "0" (count stop) to TXS bit in TXMR register
Interrupt request	When Timer X underflows [Timer X interruption]
generation timing	• Rising or falling of CNTR0 input (end of measurement period) [INT1 interrupt]
INT1/CNTR0 pin function	Measurement pulse input
CNTR0 pin function	Programmable I/O port
Read from timer	Count value can be read by reading TX register
	Same applies to PREX register.
Write to timer	Value written to TX register is written to both reload register and counter.
	Same applies to PREX register.
Select function	INT1/CNTR0 polarity switching function
	Active edge of count source can be selected with R0EDG.

7 b6 b5 b4 b3 b2 b1 b0 0 0 0 0 1 1 1	Symbol TXMR	Address 008B16	After reset 0016	
	Bit symbol	Bit name	Function	RW
·	TXMOD0	Operation mode select bit 0, 1	^{b1 b0} 1 1 : Pulse width measurement mode	RW
· · · · ·	TXMOD1			RW
	R0EDG	INT1/CNTR0 polarity switching bit1	0 : Measures "H" level width 1 : Measures "L" level width	RW
	TXS	Timer X count start flag	0 : Stops counting 1 : Starts counting	RW
	TXOCNT	Must set to "0" in puls	e width measurement mode	RW
TXMOD2 TXEDG		Must set to "0" in pulse width measurement mode		RW
		Must set to "0" in put	se width measurement mode	RW
TXUND Must set to "0" in pulse width measurement mode		RW		

 If he IR bit in the INTITC register may be set to "1" (interrupt requested) when the R0EDG bit is rewritten. Refer to the paragraph 19.2.5 "Changing Interrupt Source" in the Usage Notes Reference Book.

Figure 12.7 TXMR Register in Pulse Width Measurement Mode






Figure 12.8 Operation Example in Pulse Width Measurement Mode



12.1.5 Pulse Period Measurement Mode

In this mode, the timer measures the pulse period of an external signal fed to INT1/CNTR0 pin (See "Table 12.6 Pulse Period Measurement Mode Specifications"). Figure 12.9 shows the TXMR register in pulse period measurement mode. Figure 12.10 shows an operation example in pulse period measurement mode.

Table 12.6	Pulse Period	Measurement	Mode S	Specifications
------------	--------------	-------------	--------	----------------

Item	Specification
Count source	f1, f2, f8, f32
Count operation	Down-count
	• After an active edge of measurement pulse is input, contents in the read-out buffer is
	retained in the first underflow of prescaler X. Then the timer X reloads contents in the
	reload register in the second underflow of prescaler X and continues counting.
Count start condition	Write "1" (count start) to TXS bit in TXMR register
Count stop condition	Write "0" (count stop) to TXS bit in TXMR register
Interrupt request	When Timer X underflows or reloads [Timer X interrupt]
generation timing	• Rising or falling of CNTR0 input (end of measurement period) [INT1 interrupt]
INT1/CNTR0 pin function	Measurement pulse input ¹
CNTR ₀ pin function	Programmable I/O port
Read from timer	Contents in the read-out buffer can be read by reading TX register. The value retained in
	the read-out buffer is released by reading TX register.
Write to timer	Value written to TX register is written to both reload register and counter.
	Same applies to PREX register.
Select function	INT1/CNTR0 polarity switching function
	Measurement period of input pulse can be selected with R0EDG bit.

Note: The period of input pulse must be longer than twice the period of prescaler X. Longer pulse for H width and L width than the prescaler X period must be input. If shorter pulse than the period is input to the CNTR0 pin, the input may be disabled.

b6 b5 b4 b3 b2 b1 b0 1 0<	Symbol TXMR	Addres 008B1		
	Bit symbol	Bit name	Function	RW
	TXMOD0	Operation mode	0 0 : Pulse period measurement mode	RW
	TXMOD1	select bit 0, 1		RW
· · · · · · · · · · · · · · · · · · ·	R0EDG	INT1/CNTR0 polarity switching bit ¹	 Weasures a measurement pulse from one rising edge to the next rising edge Measures a measurement pulse from one falling edge to the next falling edge 	RW
	TXS	Timer X count start flag	0 : Stops counting 1 : Starts counting	RW
	TXOCNT	Must set to "0" in p	ulse period measurement mode	RW
	TXMOD2	Operation mode select bit 2	1 : Pulse period measurement mode	RW
	TXEDG ²	Active edge reception flag	0 : No active edge 1 : Active edge found	RW
	TXUND ²	Timer X underflow flag	0 : No under flow 1 : Under flow found	RW

Refer to the paragraph 19.2.5 "Changing Interrupt Source" in the Usage Notes Reference Book.
2. TXEDG and TXUND bits are set to "0" by writing a "0" in a program. (Writing a "1" has no effect.)

Figure 12.9 TXMR Register in Pulse Period Measurement Mode






Figure 12.10 Operation Example in Pulse Period Measurement Mode

12.2 Timer Y

Timer Y is an 8-bit timer with an 8-bit prescaler and has two reload registers-Timer Y Primary and Timer Y Secondary. Figure 12.11 shows a block diagram of Timer Y. Figures 12.12 to 12.14 show the TYZMR, PREY, TYSC, TYPR, TYZOC, PUM, and YCSS registers.

The Timer Y has two operation modes as follows:

- Timer mode: The timer counts an internal count source (clock source).
- Programmable waveform generation mode: The timer outputs pulses of a given width successively.




Figure 12.11 Timer Y Block Diagram

b6 b5 b4 b3 b2 b1 b0	Symbol TYZMR	Address 008016	After reset 0016	
	Bit symbol	Bit name	Function	RW
	TYMOD0	Timer Y operation mode bit	0 : Timer mode 1 : Programmable waveform generation mode	RW
	R1EDG	INT2/CNTR1 polarity switching bit1	0 : Rising edge 1 : Falling edge	RW
	TYWC	Timer Y write control bit	Function varies depending on the operation mode	RW
	TYS	Timer Y count start flag	0 : Stops counting 1 : Starts counting	RW
	TZMOD0	Timer Z operation mode bit	^{b5 b4} 0 0 : Timer mode 0 1 : Programmable waveform generation mode	RW
	TZMOD1		1 0 : Programmable one-shot generation mode 1 1 : Programmable wait one-shot generation mode	RW
	TZWC	Timer Z write control bit	Function varies depending on the operation mode	RW
	. TZS	Timer Z count start flag	0 : Stops counting 1 : Starts counting	RW

Refer to the paragraph 19.2.5 "Changing Interrupt Source" in the Usage Notes Reference Book.

Figure 12.12 TYZMR Register



Under development Preliminary specification Specifications in this manual are tentative and subject to change.





Figure 12.13 PREY Register, TYSC Register, TYPR Register, and TYZOC Register







12.2.1 Timer Mode

R8C/10 Group

In this mode, the timer counts an internally generated count source (see "Table 12.7 Timer Mode Specifications"). An external signal input to the CNTR1 pin can be counted. The TYSC register is unused in timer mode. Figure 12.15 shows the TYZMR and PUM registers in timer mode.

Item	Specification
Count source	f1, f8, fRING, external signal fed to CNTR1 pin
Count operation	Down-count
	• When the timer underflows, it reloads the reload register contents before continuing
	counting (When the Timer Y underflows, the contents of the Timer Y primary reload
	register is reloaded.)
Divide ratio	fi/(n+1)(m+1) n: set value in PREY register, m: set value in TYPR register
Count start condition	Write "1" (count start) to TYS bit in TYZMR register
Count stop condition	Write "0" (count stop) to TYS bit in TYZMR register
Interrupt request	When Timer Y underflows [Timer Y interrupt]
generation timing	Rising or falling of INT2/CNTR1 input [INT2 interrupt]
INT2/CNTR1 pin function	Programmable I/O port, count source input or INT2 interrupt
Read from timer	Count value can be read out by reading TYPR register.
	Same applies to PREY register.
Write to timer ¹	Value written to TYPR register is written to both reload register and counter or written to
	only reload register. Selected by program.
	Same applies to PREY register.
Select function	Event counter function
	When setting TYCK1 to TYCK0 bits to "112", an external signal fed to CNTR1 pin is
	counted.
	INT2/CNTR1 switching bit
	Active edge of count source is selected by R1EDG bit.

Notes:

1. The IR bit in the TYIC register is set to "1" (interrupt requested) if you write to the TYPR or PREY register while both of the following conditions are met.

Conditions:

- TYWC bit in TYZMR register is "0" (write to reload register and counter simultaneously)
- TYS bit is "1" (count start)

To write to the TYPR or PREY register in the above state, disable interrupts before writing.

b6 b5	5 b4	b3 b2	<u>b1</u>				
$\neg \downarrow$	Ļ	<u> </u>			R 008016	0016	
				Bit symbo	I Bit name	Function	R
				- TYMOD0	Timer Y operation mode bit	0 : Timer mode	R
				R1EDG	INT2/CNTR1 polarity switching bit1	0 : Rising edge 1 : Falling edge	R
		-		TYWC	Timer Y write control bit ²	0 : Write to reload register and counter simultaneously 1 : Write to reload register	R
		ĺ		TYS	Timer Y count start flag	0 : Stops counting 1 : Starts counting	R
				TZMOD0	Timer Z-related bit		R
				TZMOD1			R
				TZWC			R
. The Refe . Whe writt only Whe	er to th en TYS ten to /. en TY	ne pai S bit= both 'S bit=	ragrap 1 (sta reload =0 (sto	h 19.2.5 "Char rts counting), th register and c	ging Interrupt Source [*] in the value set in the TYWC ounter. If TYWC bit=1, th	equested) when the R1EDG bit is rewritten. the Usage Notes Reference Book. bit is valid. If TYWC bit=0, the timer Y count value is written to the reload r written to both reload register and counter reg	value is register
Refe Whe writt only Whe of he	er to then TYS ten to 7. en TY ow the	ne par S bit= both ′S bit= e TYV	ragrap 1 (sta reload =0 (sto NC bi	IC register ma h 19.2.5 "Char tts counting), th d register and c ops counting), t is set.	ging Interrupt Source [*] in the value set in the TYWC ounter. If TYWC bit=1, th	the Usage Notes Reference Book. bit is valid. If TYWC bit=0, the timer Y count value is written to the reload r	value is register
The Refe Whe writt only Whe of he	er to then TYS ten to /. en TY ow the Y, Z	ne par S bit= both S bit= e TYV	ragrap 1 (sta reload =0 (sto WC bir	IC register ma h 19.2.5 "Char rts counting), th d register and c ops counting), t is set.	iging Interrupt Source" in le value set in the TYWC ounter. If TYWC bit=1, th he timer Y count value is	the Usage Notes Reference Book. bit is valid. If TYWC bit=0, the timer Y count value is written to the reload r	value is register
The Refe Whe writt only Whe of he	er to then TYS ten to /. en TY ow the Y, Z	he par S bit= both S bit= e TYV	ragrap 1 (sta reload =0 (sto WC bir	IC register ma h 19.2.5 "Char rts counting), th d register and c ps counting), t is set. m output co Symbol	iging Interrupt Source [*] in the value set in the TYWC ounter. If TYWC bit=1, th the timer Y count value is ntrol register Address	the Usage Notes Reference Book. bit is valid. If TYWC bit=0, the timer Y count value timer Y count value is written to the reload register and counter regorithment to both reload register and counter regorithment for the transformation of transformatio	value is register gardless
The Refe Whe writt only Whe of he	er to then TYS ten to /. en TY ow the Y, Z	he par S bit= both S bit= e TYV	ragrap 1 (sta reload =0 (sto WC bir	IC register main h 19.2.5 "Char rts counting), th d register and c ops counting), t is set. m output co O Symbol PUM	iging Interrupt Source [*] in the value set in the TYWC ounter. If TYWC bit=1, th the timer Y count value is ntrol register Address 008416	the Usage Notes Reference Book. bit is valid. If TYWC bit=0, the timer Y count vertimer Y count value is written to the reload r written to both reload register and counter reg After reset 0016	value is egister gardless
The Refe Whe writt only Whe of he	er to then TYS ten to /. en TY ow the Y, Z	he par S bit= both S bit= e TYV	ragrap 1 (sta reload =0 (sto WC bir	IC register main h 19.2.5 "Char ts counting), th d register and composition ps counting), the ps counting), the ps counting), the set.	iging Interrupt Source [*] in the value set in the TYWC ounter. If TYWC bit=1, th the timer Y count value is ntrol register Address 008416 Bit name	the Usage Notes Reference Book. bit is valid. If TYWC bit=0, the timer Y count value timer Y count value is written to the reload r written to both reload register and counter reg After reset 0016 Function	egister
The Refe Whe writt only Whe of he	er to then TYS ten to /. en TY ow the Y, Z	he par S bit= both S bit= e TYV	ragrap 1 (sta reload =0 (sto WC bir	IC register main h 19.2.5 "Char tts counting), th d register and composition ps counting), th is set. m output co Symbol PUM Bit symbol (b3-b0)	iging Interrupt Source [*] in the value set in the TYWC ounter. If TYWC bit=1, th the timer Y count value is ntrol register Address 008416 Bit name Reserved bit Timer Y output level	the Usage Notes Reference Book. bit is valid. If TYWC bit=0, the timer Y count value timer Y count value is written to the reload r written to both reload register and counter reg After reset 0016 Function	value is egister gardless
. The Refe Whe writt only Whe of he	er to then TYS ten to /. en TY ow the Y, Z	he par S bit= both S bit= e TYV	ragrap 1 (sta reload =0 (sto WC bir	IC register ma h 19.2.5 "Char rts counting), th d register and c ps counting), t is set. m output co Symbol PUM Bit symbol (b3-b0) TYOPL	ing Interrupt Source [*] in the value set in the TYWC ounter. If TYWC bit=1, th the timer Y count value is ntrol register Address 008416 Bit name Reserved bit Timer Y output level latch	the Usage Notes Reference Book. bit is valid. If TYWC bit=0, the timer Y count value timer Y count value is written to the reload r written to both reload register and counter reg After reset 0016 Function	value is egister gardless R\ R\ R\

Figure 12.15 TYZMR Register and PUM Register in Timer Mode

12.2.2 Programmable Waveform Generation Mode

In this mode, an signal output from the TYOUT pin is inverted each time the counter underflows, while the values in the TYPR register and TYSC register are counted alternately (see "Table 12.8 Programmable Waveform Generation Mode Specifications"). A counting starts by counting the set value in the TYPR register. Figure 12.16 shows the TYZMR register in programmable waveform generation mode. Figure 12.17 shows the operation example.

Table 12.8 Programmable Wav	eform Generation Mode	Specifications
-----------------------------	-----------------------	----------------

Specification
f1, f8, fRING
Down count
• When the timer underflows, it reloads the contents of primary reload register and sec-
ondary reload register alternately before continuing counting.
fi/(n+1)((m+1)+(p+1))
n: set value in PREY register, m: set value in TYPR register, p: set value in TYSC register
Write "1" (count start) to TYS bit in TYZMR register
Write "0" (count stop) to TYS bit in TYZMR register
In half of count source, after timer Y underflows during secondary period (at the same
time as the CNTR, output change) [Timer Y interrupt]
Pulse output ¹
Count value can be read out by reading TYPR register.
Same applies to PREY register ² .
Value written to TYPR register is written to only reload register.
Same applies to TYSC register and PREY register ³ .
Output level latch select function
The output level during primary and secondary periods is selected by the TYOPL bit.
 Programmable waveform generation output switching function
When the TYOCNT bit in the TYZOC register is set to "0", the output from TYOUT is
inverted synchronously when Timer Y underflows during the secondary period. And
when set to "1", a value in the P3_2 bit is output from TYOUT synchronously when Timer
Y underflows during the secondary period ⁴ .

Notes:

1. When the counting stopped, the output level is that in the secondary period.

2. Even when counting the secondary period, read out the TYPR register.

3. The set value in the TYPR register and TYSC register are made effective by writing a value to the TYPR register. The written values are reflected to the waveform output from the next primary period after writing to the TYPR register.

4. The output is switched in sync with timer Y underflow in the secondary period.

RW

b6 b5 b4 b3 b2 b1 b0	Symbol TYZMR	Address 008016		
	Bit symbol	Bit name	Function	RW
	TYMOD0	Timer Y operation mode bit	1 : Programmable waveform generation mode	RW
	R1EDG	INT2/CNTR1 polarity switching bit1	0 : Rising edge 1 : Falling edge	RW
	TYWC	Timer Y write control bit	Must set to "1" in programmable waveform generation mode ² .	RW
	TYS	Timer Y count start flag	0 : Stops counting 1 : Starts counting	RW
	TZMOD0	Timer Z-related bit		RW
	TZMOD1			RW
	TZWC			RV
	TZS			RV
Refer to the paragraph 1 . When TYS bit= 1 (starts	9.2.5 "Changin counting), the counting), the	ng Interrupt Source" in timer Y count value is timer Y count value is v	equested) when the R1EDG bit is rewritten. the Usage Notes Reference Book. written to the reload register only. written to both reload register and counter. After reset 0016	
	Bit symbol	Bit name	Function	RW
·	(b3-b0)	Reserved bit	Must set to "0"	RW
	TYOPL	Timer Y output level latch	 0 : Outputs "H" for primary period Outputs "L" for secondary period Outputs "L" when the timer is stopped 1 : Outputs "L" for primary period Outputs "H" for secondary period Outputs "H" when the timer is stopped 	RW
· · · · · · · · · · · · · · · · · · ·	TZOPL	Timer Z-related bits		RW



INOSEG




Figure 12.17 Timer Y Operation Example in Programmable Waveform Generation Mode




12.3 Timer Z

Timer Z is an 8-bit timer with an 8-bit prescaler and has two reload registers-Timer Z Primary and Timer Z Secondary. Figure 12.18 shows a block diagram of Timer Z. Figures 12.19 to 12.21 show the TYZMR, PREZ, TZSC, TZPR, TYZOC, PUM, and TCSS registers.

Timer Z has the following four operation modes.

- Timer mode: The timer counts an internal count source (clock source) or Timer Y underflow.
- Programmable waveform generation mode: The timer outputs pulses of a given width successively.
- Programmable one-shot generation mode: The timer outputs one-shot pulse.
- Programmable wait one-shot generation mode: The timer outputs delayed one-shot pulse.





b6 b5 b4 b3 b2 b1 b0	Symbol TYZMR	Address 008016	After reset 0016	
	Bit symbol	Bit name	Function	RW
	TYMOD0	Timer Y operation mode bit	0 : Timer mode 1 : Programmable waveform generation mode	RW
	R1EDG	INT2/CNTR1 polarity switching bit ¹	0 : Rising edge 1 : Falling edge	RW
	TYWC	Timer Y write control bit	Function varies depending on the operation mode	RW
	TYS	Timer Y count start flag	0 : Stops counting 1 : Starts counting	RW
	TZMOD0	Timer Z operation mode bit	b5 b4 0 0 : Timer mode 0 1 : Programmable waveform generation mode	RW
	TZMOD1		 Programmable one-shot generation mode Programmable wait one-shot generation mode 	RW
	TZWC	Timer Z write control bit	Function varies depending on the operation mode	RW
Notes:	. TZS	Timer Z count start flag	0 : Stops counting 1 : Starts counting	RW

Figure 12.19 TYZMR Register






Figure 12.20 PREZ Register, TZSC Register, TZPR Register, and TYZOC Register



b6 b5 b4 b3 b2 b1 b0 0 0 0 0 0 0 0 0	Symbol PUM	Address 008416	After reset 0016	
	Bit symbol	Bit name	Function	RW
	(b3-b0)	Reserved bit	Must set to "0"	RW
	TYOPL	Timer Y output level latch	Function varies depending on the operation mode	RW
	TZOPL	Timer Z output level latch	Function varies depending on the operation mode	RW
	INOSTG	INT0 pin one-shot trigger control bit ² (Timer Z)	0 : <u>INT</u> 0 pin one-shot trigger invalid 1 : INT0 pin one-shot trigger valid	RW
	INOSEG	INT0 pin one-shot trigger polarity select bit ¹ (Timer Z)	0 : Edge trigger at falling edge 1 : Edge trigger at rising edge	RW
Notes: 1. The INOSEG bit is valid 2. The INOSGT bit must be are set. Timer count source s b7 b6 b5 b4 b3 b2 b1 b0	e set to "1" aft etting regi Symbol	er the INT0EN bit in the IN Ster Address	register is "0" (one-edge). ITEN register and the INOSEG bit in the PUM registe After reset	er
1. The INOSEG bit is valid 2. The INOSGT bit must be are set. Timer count source s	e set to "1" aft etting regi Symbol TCSS	er the INT0EN bit in the IN Ster Address 008E16	ITĚN register and the ĬNOSEG bit in the PUM registe After reset 0016	
 The INOSEG bit is valid The INOSGT bit must be are set. Timer count source s 17 b6 b5 b4 b3 b2 b1 b0	e set to "1" aft etting regi Symbol	er the INT0EN bit in the IN ster Address 008E16 Bit name	ITEN register and the INOSEG bit in the PUM register After reset 0016 Function	
 The INOSEG bit is valid The INOSGT bit must be are set. Timer count source s 17 b6 b5 b4 b3 b2 b1 b0	e set to "1" aft etting regi Symbol TCSS	er the INT0EN bit in the IN Ster Address 008E16	After reset 0016 Function	R\
 The INOSEG bit is valid The INOSGT bit must be are set. Timer count source s 17 b6 b5 b4 b3 b2 b1 b0	e set to "1" aft etting regi Symbol TCSS Bit symbol	er the INT0EN bit in the IN Ster Address 008E16 Bit name Timer X count source	ITEN register and the INOSEG bit in the PUM register After reset 0016 Function	R\
 The INOSEG bit is valid The INOSGT bit must be are set. Timer count source s 17 b6 b5 b4 b3 b2 b1 b0	e set to "1" aft etting regi Symbol TCSS Bit symbol TXCK0	er the INT0EN bit in the IN Ster Address 008E16 Bit name Timer X count source	ITEN register and the INOSEG bit in the PUM register After reset 0016 Function b1 b0 0 0 : f1 0 1 : f8 1 0 : f32 1 1 : f2 b3 b2 0 0 : f1	R\ R\ R\
 The INOSEG bit is valid The INOSGT bit must be are set. Timer count source s 17 b6 b5 b4 b3 b2 b1 b0	eset to "1" aft etting regi Symbol TCSS Bit symbol TXCK0 TXCK1	er the INTOEN bit in the IN Ster Address 008E16 Bit name Timer X count source select bit ¹ Timer Y count source	ITEN register and the INOSEG bit in the PUM register After reset 0016 Function 0 0 : f1 0 1 : f8 1 0 : f32 1 1 : f2 b3 b2	R\ R\ RV
 The INOSEG bit is valid The INOSGT bit must be are set. Timer count source s 17 b6 b5 b4 b3 b2 b1 b0	etting regi Symbol TCSS Bit symbol TXCK0 TXCK1 TYCK0	er the INTOEN bit in the IN Ster Address 008E16 Bit name Timer X count source select bit ¹ Timer Y count source	After reset 0016 b1 b0 Function b1 b0 0 1 fl 0 0 : f1 1 1 : fs 1 0 : f32 1 1 : fs 1 1 : f8 1 0 : fning 1 0 : f8 1 0 : fs 1 0 : f8 0 0 : f1 0 1 : f8 0 0 : f1 0 1 : f8 1 0 : fning 1 1 : Selects input from CNTR1 pin b5 b4 0 0 : f1	R\ R\ R\
 The INOSEG bit is valid The INOSGT bit must be are set. Timer count source s 17 b6 b5 b4 b3 b2 b1 b0	etting regi Symbol TCSS Bit symbol TXCK0 TXCK1 TYCK0 TYCK1	er the INTOEN bit in the IN Ster Address 008E16 Bit name Timer X count source select bit ¹ Timer Y count source select bit ¹ Timer Z count source	ITEN register and the INOSEG bit in the PUM register After reset 0016 Function b1 b0 0 0 : f1 0 1 : f8 1 0 : f32 1 1 : f2 b3 b2 0 0 : f1 0 1 : f8 1 0 : f32 1 1 : Selects input from CNTR1 pin	R\ R\ R\ R\ R\



12.3.1 Timer Mode

In this mode, the timer counts an internally generated count source or Timer Y underflow (see "Table 12.9 Timer Mode Specifications"). The Timer Z secondary is unused in timer mode. Figure 12.22 shows the TYZMR register and PUM register in timer mode.

Table 1	12.9	Timer	Mode	Specifications
---------	------	-------	------	-----------------------

Item	Specification
Count source	f1, f2, f8, Timer Y underflow
Count operation	Down-count
	• When the timer underflows, it reloads the reload register contents before continuing
	counting (When the Timer Z underflows, the contents of the Timer Z primary reload
	register is reloaded.)
Divide ratio	fi/(n+1)(m+1) n: set value in PREZ register, m: set value in TZPR register
Count start condition	Write "1" (count start) to TZS bit in TYZMR register
Count stop condition	Write "0" (count stop) to TZS bit in TYZMR register
Interrupt request	When Timer Z underflows [Timer Z interrupt]
generation timing	• Rising, falling, or both edges of INT0 pin input [INT0 interrupt]
TZOUT pin function	Programmable I/O port
INT0 pin function	Programmable I/O port, or external interrupt input pin
Read from timer	Count value can be read out by reading TZPR register.
	Same applies to PREZ register.
Write to timer ¹	Value written to TZPR register is written to both reload register and counter or written to
	reload register only. Selected by program.
	Same applies to PREZ register.

Notes:

1. The IR bit in the TZIC register is set to "1" (interrupt requested) if you write to the TZPR or PREZ register while both of the following conditions are met.

<Conditions>

• TZWC bit in TYZMR register is set to "0" (write to reload register and counter simultaneously)

• TZS bit in TYZMR register is set to "1" (count start)

To write to the TZPR or PREZ register in the above state, disable interrupts before the writing.

b6 b5 b4 b3 b2 b1 b0	Symbol TYZMR	Addres 008010		
	Bit symbol	Bit name	Function	RW
	TYMOD0	Timer Y-related bit		RW
	R1EDG			RW
	TYWC			RW
	TYS			RW
	TZMOD0	Timer Z operation mode bit	^{b5 b4} 0 0 : Timer mode	RW
	TZMOD1			RW
	TZWC	Timer Z write control bit ¹	0 : Write to reload register and counter 1 : Write to reload register only	RW
When TZS bit=1 (starts written to both reload re only.	egister and cou	unter. If TZWC bit=1, th	0 : Stops counting 1 : Starts counting bit is valid. If TZWC bit=0, the timer Z count value is written to the reload re-	alue is egister
When TZS bit=1 (starts written to both reload re only. When TZS bit=0 (stops of how the TZWC bit is mer Y, Z waveform b6 b5 b4 b3 b2 b1 b0	counting), the gister and cou counting), the set.	start flag value set in the TZWC unter. If TZWC bit=1, th timer Z count value is	1 : Starts counting	alue is egister
When TZS bit=1 (starts written to both reload re only. When TZS bit=0 (stops of how the TZWC bit is mer Y, Z waveform b6 b5 b4 b3 b2 b1 b0	counting), the egister and cou counting), the set. output conf Symbol PUM	start flag value set in the TZWC inter. If TZWC bit=1, th timer Z count value is trol register Address 008416	1 : Starts counting bit is valid. If TZWC bit=0, the timer Z count value is written to the reload re written to both reload register and counter reg After reset 0016	egister ardless
When TZS bit=1 (starts written to both reload re only. When TZS bit=0 (stops of how the TZWC bit is mer Y, Z waveform b6 b5 b4 b3 b2 b1 b0	counting), the egister and cou counting), the set. Output conf Symbol	start flag value set in the TZWC inter. If TZWC bit=1, th timer Z count value is trol register Address 008416 Bit name	1 : Starts counting bit is valid. If TZWC bit=0, the timer Z count value is written to the reload re written to both reload register and counter reg After reset 0016 Function	alue is egister ardless
When TZS bit=1 (starts written to both reload re only. When TZS bit=0 (stops of how the TZWC bit is mer Y, Z waveform b6 b5 b4 b3 b2 b1 b0	counting), the egister and cou counting), the set. output conf Symbol PUM	start flag value set in the TZWC inter. If TZWC bit=1, th timer Z count value is trol register Address 008416	1 : Starts counting bit is valid. If TZWC bit=0, the timer Z count value is written to the reload re written to both reload register and counter reg After reset 0016	alue is egister ardless
written to both reload re only. When TZS bit=0 (stops of how the TZWC bit is mer Y, Z waveform	counting), the egister and cou- counting), the set. Output conf Symbol PUM Bit symbol	start flag value set in the TZWC inter. If TZWC bit=1, th timer Z count value is trol register Address 008416 Bit name	1 : Starts counting bit is valid. If TZWC bit=0, the timer Z count value is written to the reload re written to both reload register and counter reg After reset 0016 Function	alue is egister ardless
When TZS bit=1 (starts written to both reload re only. When TZS bit=0 (stops of how the TZWC bit is mer Y, Z waveform b6 b5 b4 b3 b2 b1 b0	counting), the egister and cou- counting), the set. Output conf Symbol PUM Bit symbol (b3-b0)	start flag value set in the TZWC inter. If TZWC bit=1, th timer Z count value is trol register Address 008416 Bit name Reserved bit	1 : Starts counting bit is valid. If TZWC bit=0, the timer Z count value is written to the reload re written to both reload register and counter reg After reset 0016 Function	alue is egister ardless RW
When TZS bit=1 (starts written to both reload re only. When TZS bit=0 (stops of how the TZWC bit is mer Y, Z waveform b6 b5 b4 b3 b2 b1 b0	counting), the egister and cou- counting), the set. Output conf Symbol PUM Bit symbol (b3-b0) TYOPL	start flag value set in the TZWC inter. If TZWC bit=1, th timer Z count value is trol register Address 008416 Bit name Reserved bit Timer Y-related bit Timer Z output level	1 : Starts counting 2: bit is valid. If TZWC bit=0, the timer Z count value is written to the reload reload register and counter reg written to both reload register and counter reg After reset 0016 Function Must set to "0"	alue is egister ardless RW

Figure 12.22 TYZMR Register and PUM Register in Timer Mode

12.3.2 Programmable Waveform Generation Mode

In this mode, an signal output from the TZOUT pin is inverted each time the counter underflows, while the values in the TZPR register and TZSC register are counted alternately (see "Table 12.10 Programmable Waveform Generation Mode Specifications"). A counting starts by counting the value set in the TZPR register. Figure 12.23 shows TYZMR and PUM registers in this mode. The Timer Z operates in the same way as the Timer Y in this mode. See Figure 12.17 (Timer Y operation example in programmable waveform generation mode).

 1, f2, f8, Timer Y underflow Down-count When the timer underflows, it reloads the contents of primary reload register and secondary reload register alternately before continuing counting. /(n+1)((m+1)+(p+1))
When the timer underflows, it reloads the contents of primary reload register and sec- ondary reload register alternately before continuing counting.
ondary reload register alternately before continuing counting.
/(n+1)((m+1)+(n+1))
: set value in PREZ register, m: set value in TZPR register, p: set value in TZSC register
Vrite "1" (count start) to the TZS bit in the TYZMR register
Vrite "0" (count stop) to the TZS bit in the TYZMR register
n half of count source, after timer Z underflows during secondary period (at the same
time as the TZout output change) [Timer Z interrupt]
Pulse output ¹
Programmable I/O port, or external interrupt input pin
Count value can be read out by reading TZPR register.
Same applies to PREZ register ² .
alue written to TZPR register is written to reload register only.
Same applies to TZSC register and PREZ register ³ .
Output level latch select function
The output level during primary and secondary periods is selected by the TZOPL bit.
Programmable waveform generation output switching function
When the TZOCNT bit in the TYZOC register is set to "0", the output from TZOUT is
inverted synchronously when the Timer Z underflows during the secondary period. And
when set to "1", a value in the P3_1 bit is output from TZOUT synchronously when the
Timer Z underflows during the secondary period ⁴ .
VIVIN tipuprico Sala C T P V ir w

Notes:

1. When the counting stopped, the output level is that in the secondary period.

2. Even when counting the secondary period, read out the TZPR register.

3. The set value in the TZPR register and TZSC register are made effective by writing a value to the TZPR register. The set values are reflected to the waveform output beginning with the next primary period after writing to the Timer Z primary register.

4. The output is switched in sync with timer Z underflow in the secondary period.

b6 b5		3 b2 b1 b0	Symbol TYZMR	Addres 00801		
			Bit symbol	Bit name	Function	RW
			TYMOD0	Timer Y-related bit		RW
			R1EDG			RW
			TYWC			RW
			TYS			RW
			TZMOD0	Timer Z operation mode bit	b5 b4 0 1 : Programmable waveform generation mode	RW
			TZMOD1			RW
 			TZWC	Timer Z write control bit	Set to "1" in programmable waveform generation mode ¹	RW
					0 : Stops counting 1 : Starts counting vritten to the reload register only. vritten to both reload register and counter.	RW
I. Wher Wher	n TZS • Y, Z	bit=0(stops c	counting), the ti	start flag mer Y count vaue is v	1 : Starts counting vritten to the reload register only. vritten to both reload register and counter.	RW
Timer	n TZS • Y, Z	bit=0(stops c waveform	counting), the ti counting), the ti n output con , Symbol	start flag mer Y count vaue is v mer Y count value is v trol register Address	1 : Starts counting rritten to the reload register only. written to both reload register and counter. After reset	
Timer	n TZS • Y, Z	bit=0(stops c waveform	counting), the ti counting), the ti n output con Symbol PUM	start flag mer Y count vaue is v mer Y count value is v trol register Address 008416	1 : Starts counting rritten to the reload register only. written to both reload register and counter. After reset 0016	RW
Timer	n TZS • Y, Z	bit=0(stops c waveform	ounting), the ti counting), the ti n output con Symbol PUM Bit symbol	start flag mer Y count vaue is v mer Y count value is v trol register Address 008416 Bit name	1 : Starts counting vritten to the reload register only. written to both reload register and counter. After reset 0016 Function	RW RW RW
Timer	n TZS • Y, Z	bit=0(stops c waveform	counting), the ti counting), the ti n output con Symbol PUM Bit symbol (b3-b0)	start flag mer Y count vaue is v mer Y count value is v trol register Address 008416 Bit name Reserved bit	1 : Starts counting vritten to the reload register only. written to both reload register and counter. After reset 0016 Function	RW RW RW
Timer	n TZS • Y, Z	bit=0(stops c waveform	ounting), the ti counting), the ti n output con Symbol PUM Bit symbol (b3-b0) TYOPL	start flag mer Y count vaue is v mer Y count value is v trol register Address 008416 Bit name Reserved bit Timer Y-related bit Timer Z output level	1 : Starts counting vritten to the reload register only. written to both reload register and counter. After reset 0016 Function Must set to "0" 0 : Outputs "H" for primary period Outputs "L" for secondary period Outputs "L" for primary period Outputs "L" for primary period Outputs "L" for primary period Outputs "H" for primary period	RW

Figure 12.23 TYZMR Register and PUM Register in Programmable Waveform Generation Mode

RENESAS

12.3.3 Programmable One-shot Generation Mode

In this mode, upon program command or external trigger input (input to the INTO pin), the microcomputer outputs the one-shot pulse from the TZOUT pin (see "Table 12.11 Programmable One-shot Generation Mode Specifications"). When a trigger occurs, the timer starts operating from the point only once for a given period equal to the set value in the TZPR register. The TZSC is unused in this mode. Figure 12.24 shows the TYZMR register and PUM register in this mode. Figure 12.25 shows an operation example in this mode.

Item	Specification
Count source	f1, f2, f8, Timer Y underflow
Count operation	Downcounts set value in TZPR register
	• When the timer underflows, it reloads the contents of reload register before stopping
	counting.
	• When a counting stops, the timer reloads the contents of the reload register before it
	stops.
Divide ratio	fi/(n+1)(m+1)
	n: set value in PREZ register, m: set value in TZPR register
Count start condition	Set TZOS bit in TYZOC register to "1" (start one-shot) ¹
	Input active trigger to INT0 pin ²
Count stop condition	When reloading is completed after count value was set to "0016"
	When TZS bit in TYZMR register is set to "0" (stop counting)
	When TZOS bit in TYZOC register is set to "0" (stop one-shot)
Interrupt request generation timing	In half cycles of count source, after the timer underflows (at the same time as the TZout
	output ends) [Timer Z interrupt]
TZOUT pin function	Pulse output
INT0 pin function	Programmable I/O port, external interrupt input pin, or external trigger input pin
Read from timer	Count value can be read out by reading TZPR register.
	Same applies to PREZ register.
Write to timer	Value written to TZPR register is written to reload register only ³ .
	Same applies to PREZ register.
Select function	Output level latch select function
	Output level for one-shot pulse waveform is selected by TZOPL bit.
	INT0 pin one-shot trigger control function and polarity select function
	Trigger input from INTO pin can be set to active or inactive by INOSTG bit. Also, an
	active trigger's polarity can be selected by INOSEG bit.
Notes:	

Table 12.11 Programmable One-shot Generation Mode Specifications

Notes:

1. The TZS bit in the TYZMR register must be set to "1" (start counting).

2. The TZS bit must be set to "1" (start counting), the INT0EN bit in the INTEN register to "1" (enabling INT0 input), and the INOSTG bit in the PUM register to "1" (enabling INT0 one-shot trigger).

3. The set values are reflected beginning with the next one-shot pulse after writing to the TZPR register.

Г

1 1 0 Image: TYZMR 008016 0016 Bit symbol Bit name Function TYMOD0 Timer Y-related bit R1EDG TYWC TYS TZMOD0 TZMOD0 Timer Z operation mode bit TZMOD1 Timer Z operation TZMOD1 TZMOD1	RW RW RW RW RW
TYMOD0 Timer Y-related bit R1EDG Timer Z operation mode bit	RW RW RW RW
R1EDG TYWC TYS TZMOD0 Timer Z operation mode bit 10 : Programmable one-shot generation	RW RW RW
TYWC TYS TZMOD0 Timer Z operation mode bit	RW
TYS TZMOD0 Timer Z operation mode bit Timer Z operation	RW
TZMOD0 Timer Z operation mode bit 1 0 : Programmable one-shot generation	
TZMOD0 Timer Z operation node bit 1 0 : Programmable one-shot generation	mode RW
TZMOD1	
	RW
TZWC Timer Z write control bit Set to "1" in programmable one-shot generation mode ¹	neration RW
TZS Timer Z count 0 : Stops counting 1 : Starts counting	RW
b6 b5 b4 b3 b2 b1 b0 Symbol Address After reset	
b6 b3 b2 b1 b0 Symbol Address After reset 0<	
O O	
Bit symbol Bit name Function Bit symbol Bit name Function	
Bit symbol Bit name Function (b3-b0) Reserved bit Must set to "0"	opped. e
O O	topped. e topped. ed

Figure 12.24 TYZMR Register and PUM Register in Programmable One-shot Generation Mode




Figure 12.25 Operation Example in Programmable One-shot Generation Mode

12.3.4 Programmable Wait One-shot Generation Mode

In this mode, upon program or external trigger input (input to the INTO pin), the microcomputer outputs the one-shot pulse from the TZOUT pin after waiting for a given length of time (see "Table 12.12 Programmable Wait One-shot Generation Mode Specifications"). When a trigger occurs, from this point, the timer starts outputting pulses only once for a given length of time equal to the set value in the TZSC register after waiting for a given length of time equal to the set value in the TZPR register. Figure 12.26 shows the TYZMR and PUM registers in this mode. Figure 12.27 shows an operation example in this mode.


Item	Specification
Count source	f1, f2, f8, Timer Y underflow
Count operation	Downcounts set value in Timer Z primary
	• When a counting of TZPR register underflows, the timer reloads the contents of TZSC
	register before continuing counting.
	• When a counting of TZSC register underflows, the timer reloads the contents of TZPR
	register before stopping counting.
	 When a counting stops, the timer reloads the contents of the reload register before it stops.
Wait time	fi/(n+1)(m+1) n: set value in PREZ register, m: set value in TZPR register
One-shot pulse output time	fi/(n+1)(p+1) n : set value in PREZ, p: set value in TZSC register
Count start condition	Set TZOS bit in TYZOC register to "1" (start one-shot) ¹
	 Input active trigger to INT0 pin²
Count stop condition	• When reloading is completed after count value at counting TZSC register was set to
	"0016"
	 When TZS bit in TYZMR register is set to "0" (stop counting)
	When TZOS bit in TYZOC register is set to "0" (stop one-shot)
Interrupt request generation timing	In half cycles of count source, after count value at counting TZSC register is set "0016" (at
	the same time as the TZout output change) [Timer Z interrupt]
TZOUT pin function	Pulse output
INT0 pin function	Programmable I/O port, external interrupt input pin, or external trigger input pin
Read from timer	Count value can be read out by reading TZPR register.
	Same applies to PREZ register.
Write to timer	Value written to TZPR register and PREZ register are written to reload register only ³ .
	Same applies to TZSC register.
Select function	Output level latch select function
	Output level for one-shot pulse waveform is selected by TZOPL bit.
	INT0 pin one-shot trigger control function and polarity select function
	Trigger input from INT0 pin can be set to active or inactive by INOSTG bit. Also, an
	active trigger's polarity can be selected by INOSEG bit.

Table 12.12 Programmable Wait One-shot Generation Mode Specifications

Notes:

1. The TZS bit in the TYZMR register must be set to "1" (start counting).

- 2. The TZS bit must be set to "1" (start counting), the INT0EN bit in the INTEN register to "1" (enabling INT0 input), and the INOSTG bit in the PUM register to "1" (enabling INT0 one-shot trigger)
- 3. The set values are reflected beginning with the next one-shot pulse after writing to the TZPR register.



Notes:

INT0 pin one-shot

trigger control bit²

polarity select bit1

INT0 pin one-shot trigger

INOSTG

INOSEG

 The INOSEG bit is valid only when the INTOPL bit in the INTEN register is set to "0" (one-edge).
 The INOSGT bit must be set to "1" after the INTOEN bit in the INTEN register and the INOSEG bit in the PUM register are set.

When setting the INOSTG bit to "1" (INTO pin one-shot trigger enabled), the INTOF0 and INTOF1 bits in the INTOF register must be set. The INOSTG bit must be set to "0" (INTO pin one-shot trigger disabled) after the TZS bit in the TYZMR register is set to "0"

(count stop).

Figure 12.26 TYZMR Register and PUM Register in Programmable Wait One-shot Generation Mode

0 : INT0 pin one-shot trigger disabled

0 : Edge trigger at falling edge

1 : Edge trigger at rising edge

1 : INT0 pin one-shot trigger enabled 2

RW

RW




Figure 12.27 Operation Example in Programmable Wait One-shot Generation Mode

12.4 Timer C

Timer C is a 16-bit free-running timer. Figure 12.28 shows a block diagram of Timer C. The Timer C uses an edge input to TCIN pin or the fRING128 clock as trigger to latch the timer count value and generates an interrupt request. The TCIN input has a digital filter and this prevents an error caused by noise or so on from occurring. Table 12.13 shows Timer C specifications. Figure 12.29 shows TC, TM0, TCC0, and TCC1 registers. Figure 12.30 shows an operation example of Timer C.





Figure 12.28 Timer C Block Diagram

Table 12.13 Timer C Specifications

Item	Specification
Count source	f1, f8, f32
Count operation	Count up
	• Transfer value in TC register to TM0 register at active edge of measurement pulse
	Value in TC register is set to "000016" when a counting stops
Count start condition	TCC00 bit in TCC0 register is set to "1" (capture enabled)
Counter stop condition	TCC00 bit in TCC0 register is set to "0" (capture disabled)
Interrupt request	When active edge of measurement pulse is input [INT3 interrupt]
generation timing	When Time C underflows [Timer C interrupt]
INT3/TCIN pin function	Programmable I/O or measurement pulse input
Counter value reset timing	When TCC00 bit in TCC0 register is set to "0" (capture disabled)
Read from timer ¹	Counter value can be read out by reading TC register.
	• Counter value at measurement pulse active edge input can be read out by reading TM0
	register.
Write to timer	Write to TC register and TM0 register is disabled
Select function	INT3/TCIN switching function
	Measurement pulse active edge is selected by TCC03 to TCC04 bits
	Digital filter function
	Digital filter sampling frequency is selected by TCC11 to TCC10 bits
	Trigger select function
	TCIN input or fRING128 is selected by TCC07 bit.

Note: TC register and TM0 register must be read in 16-bit units.










Figure 12.30 Operation Example of Timer C

13. Serial I/O

Serial I/O is configured with two channels: UART0 to UART1. UART0 and UART1 each have an exclusive timer to generate a transfer clock, so they operate independently of each other.

Figure 13.1 shows a block diagram of UARTi (i=0, 1). Figure 13.2 shows a block diagram of the UARTi transmit/receive.

UART0 has two modes: clock synchronous serial I/O mode, and clock asynchronous serial I/O mode (UART mode).

UART1 has only one mode, clock asynchronous serial I/O mode (UART mode).

Figures 13.3 to 13.5 show the UARTi-related registers.




Figure 13.1 UARTi (i=0, 1) Block Diagram





Figure 13.2 UARTi Transmit/Receive Unit

15) 57			b0	Symbol Addre U0TB 00A316-0 U1TB 00AB16-0	0A216 Indeterminate		
					F		
		т	ransmi	t data	Function		RV
		N	lothing	is assigned.			+_
Notes:				rite, set to "0". When read, i	ts content is indeterminate.		
2. Use N	receive buffer re	to this register.	b0	Symbol Addr UORB 00A716-0 U1RB 00AF16-0	00A616 Indeterminate		
			Bit mbol	Bit name	Func	tion	R
		(b)	 7-b0)		Receive data (D7 to D0)		R
		`	(b8)		Receive data (D ₈)		R
			— 1-b9)	Nothing is assigned. When write, set to "0". Wh	en read, its content is indetermir	nate.	-
	l		ER	Overrun error flag ²	0 : No overrun error 1 : Overrun error found		R
		F	ER	Framing error flag ²	0 : No framing error 1 : Framing error found		R
		P	ÈR	Parity error flag ²	0 : No parity error 1 : Parity error found		R
Notes:		s	UM	Error sum flag ²	0 : No error 1 : Error found		R
2. All of disa bits The	bled) or the RE bit in th are set to "0" (no error)	nd OER bits are set t le UiC1 register is set set to "0" even when	t to "O"	(reception disabled). The S	ess After reset 116 Indeterminate		
				Function	I	Setting range	
			ssumir y n + 1	ig that set value = n, UiBRG		0016 to FF16	R' W
otes:		5.	,				

Figure 13.3 U0TB and U1TB Registers, U0RB and U1RB Registers, and U0BRG and U1BRG Registers

b6 b5 b4 b3 b2	b1 b0		ÚOMR 00	dress After reset A016 0016 A816 0016	
		Bit mbol	Bit name	Function	RW
	L SN		Serial I/O mode select bit ²	0 0 0 : Serial I/O disabled 0 0 1 : Clock synchronous serial I/O mode	RW
	SN	MD1		1 0 0 : UART mode transfer data 7 bits long 1 0 1 : UART mode transfer data 8 bits long	RW
	SN	MD2		1 1 0 : UART mode transfer data 9 bits long Must not be set except above	RW
	Ск		nternal/external clock select bit ³	0 : Internal clock 1 : External clock ¹	RW
	ST	TPS S	Stop bit length select bit	0 : One stop bit 1 : Two stop bits	RW
	PI	RY	Odd/even parity select bit	Effective when PRYE = 1 0 : Odd parity 1 : Even parity	RW
(PF	RYE F	Parity enable bit	0 : Parity disabled 1 : Parity enabled	RW
			Reserved bit	Must set to "0"	RW
2. For the U1MR re 3. Must set the CKI ARTi transmit/	gister, the DIR bit to "(receive (SMD2 t 0" (inter contro S	nal clock) in UART1. DI register 0 (i=0, 1) Symbol Add	iress After reset	
2. For the U1MR re 3. Must set the CKI ARTi transmit/	gister, the DIR bit to "(receive (SMD2 t 0" (inter contro S	to SMD0 bits must not be nal clock) in UART1. DI register 0 (i=0, 1) Symbol Add U0C0 004	lress After reset A416 0816	
2. For the U1MR re 3. Must set the CKI ARTi transmit/	bister, the s DIR bit to "C receive (SMD2 t 0" (inter contro S I Bit	to SMD0 bits must not be nal clock) in UART1. DI register 0 (i=0, 1) Symbol Add U0C0 004) Iress After reset	RW
2. For the U1MR re 3. Must set the CKI ARTi transmit/	pister, the spin of the spin o	SMD2 t 0" (inter contro S I Bit mbol	to SMD0 bits must not be nal clock) in UART1. bl register 0 (i=0, 1) Symbol Add U0C0 004 U1C0 004 Bit name BRG count source	Iress After reset 1416 0816 IC16 0816	RW
2. For the U1MR re 3. Must set the CKI ARTi transmit/	egister, the spin to "C	SMD2 t 0" (inter contro S I Bit mbol	to SMD0 bits must not be nal clock) in UART1. DI register 0 (i=0, 1) Symbol Add U0C0 004 U1C0 004 Bit name	Iress After reset A416 0816 AC16 0816 Function	
2. For the U1MR re 3. Must set the CKI ARTi transmit/	gister, the s DIR bit to "C receive (SMD2 t 0" (inter contro S Bit mbol LK0 LK1	to SMD0 bits must not be nal clock) in UART1. bl register 0 (i=0, 1) Symbol Add U0C0 004 U1C0 004 Bit name BRG count source	Iress After reset V416 0816 VC16 0816 Function b1 b0 0 : f1SIO is selected 0 1 : fasio is selected 1 0 : f32SIO is selected 1 0 : f32SIO is selected 1 0 : f32SIO is selected	RW
2. For the U1MR re 3. Must set the CKI ARTi transmit/	gister, the s DIR bit to "C (receive (b) b) b) b) (receive (b) b) b) (receive (b) b) b) (receive (b) b) b) (receive (b) b) b) b) (receive (b) b) b	SMD2 t 0" (inter CONTRC S I Bit mbol LK0 LK1 LK1 LK1 (EPT	to SMD0 bits must not be nal clock) in UART1. bl register 0 (i=0, 1) Symbol Add U0C0 00A U1C0 00A Bit name BRG count source select bit	Iness After reset A416 0816 AC16 0816 Function Image: Selected 0 0 1 1 1 1 4 1 1 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1	RW RW
2. For the U1MR re 3. Must set the CKI ARTi transmit/	gister, the s DIR bit to "C 'receive (b1 b0 b1 b0 c syr c c c c c c c c c c c c c c c c c c c	SMD2 t 0" (inter CONTRC S I Bit mbol LK0 LK1 LK1 LK1 (EPT	to SMD0 bits must not be nal clock) in UART1. bl register 0 (i=0, 1) Symbol Add U0C0 004 Bit name BRG count source select bit Reserved bit Transmit register empty flag Nothing is assigned.	Iress After reset V416 0816 VC16 0816 Function b1 b0 0 0 : f1sio is selected 0 1 : fasio is selected 1 0 : f32sio is selected 1 1 : Avoid this setting Must set to "0" 0 : Data present in transmit register (during transmission) 1 : No data present in transmit register	RW RW RW
2. For the U1MR re 3. Must set the CKI ARTi transmit/	in the second se	SMD2 t 0" (inter CONTRC S I Bit mbol LK0 LK1 LK1 b2) (EPT b4)	to SMD0 bits must not be nal clock) in UART1. bl register 0 (i=0, 1) Symbol Add U0C0 004 Bit name BRG count source select bit Reserved bit Transmit register empty flag Nothing is assigned.	Iness After reset V416 0816 VC16 0816 Function b1b0 0 0: f1sio is selected 0 1: f8sio is selected 1 1 0: f2sio is selected 1 1 1: Avoid this setting Must set to "0" 0: Data present in transmit register (during transmission) 1: No data present in transmit register (transmission completed)	RW RW RW
2. For the U1MR re 3. Must set the CKI ARTi transmit/	in the second se	SMD2 t 0" (inter CONTRC S I Bit mbol LK0 LK1 LK1 (EPT (EPT b4) ICH	to SMD0 bits must not be nal clock) in UART1. bl register 0 (i=0, 1) Symbol Add U0C0 004 Bit name BRG count source select bit Reserved bit Transmit register empty flag Nothing is assigned. When write, set to "0". W	Iress After reset A416 0816 C16 0816 Function b1b0 0 0 : f1sio is selected 0 1 : fasio is selected 1 1 0 : f2sio is selected 1 1 1 : Avoid this setting Must set to "0" 0 : Data present in transmit register (during transmission) 1 : No data present in transmit register (transmission completed) /hen read, its content is indeterminate. 0 : TxDi pin is CMOS output	RW RW RW RW RO

Figure 13.4 U0MR and U1MR Registers and U0C0 and U1C0 Registers





Under development Preliminary specification

R8C/10 Group

13.1 Clock Synchronous Serial I/O Mode

The clock synchronous serial I/O mode uses a transfer clock to transmit and receive data. This mode can be selected with UART0. Table 13.1 lists the specifications of the clock synchronous serial I/O mode. Table 13.2 lists the registers used in clock synchronous serial I/O mode and the register values set.

Item	Specification
Transfer data format	Transfer data length: 8 bits
Transfer clock	• CKDIR bit in U0MR register is set to "0" (internal clock): fi/ 2(n+1)
	fi=f1SIO, f8SIO, f32SIO n=setting value in UiBRG register: 0016 to FF16
	 CKDIR bit is set to "1" (external clock): input from CLK0 pin
Transmission start condition	 Before transmission can start, the following requirements must be met¹
	 TE bit in U0C1 register is set to "1" (transmission enabled)
	 TI bit in U0C1 register is set to "0" (data present in U0TB register)
Reception start condition	 Before reception can start, the following requirements must be met¹
	 RE bit in U0C1 register is set to "1" (reception enabled)
	 TE bit in U0C1 register is set to "1" (transmission enabled)
	 TI bit in U0C1 register is set to "0" (data present in the U0TB register)
Interrupt request	 For transmission, one of the following conditions can be selected
generation timing	 U0IRS bit is set to "0" (transmit buffer empty): when transferring data from
	U0TB register to UART0 transmit register (at start of transmission)
	- U0IRS bit is set to "1" (transfer completed): when serial I/O finished sending data
	from UARTi transmit register
	For reception
	When transferring data from the UART0 receive register to the U0RB register (at
	completion of reception)
Error detection	• Overrun error ²
	This error occurs if serial I/O started receiving the next data before reading the
	U0RB register and received the 7th bit of the next data
Select function	CLK polarity selection
	Transfer data input/output can be chosen to occur synchronously with the rising or
	the falling edge of the transfer clock
	LSB first, MSB first selection
	Whether to start sending/receiving data beginning with bit 0 or beginning with bit 7
	can be selected
	Continuous receive mode selection
	Reception is enabled immediately by reading the U0RB register

Notes:

When an external clock is selected, the conditions must be met while if the U0C0 register 0 CKPOL bit
 = 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the
 transfer clock), the external clock is in the high state; if the CKPOL bit in the U0C0 register is set to "1"
 (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer
 clock), the external clock is in the low state.

2. If an overrun error occurs, the value of UORB register will be indeterminate. The IR bit of SORIC register does not change.

Bit	Function
0 to 7	Set transmission data
0 to 7	Reception data can be read
OER	Overrun error flag
0 to 7	Set a transfer rate
SMD2 to SMD0	Set to "0012"
CKDIR	Select the internal clock or external clock
CLK1 to CLK0	Select the count source for the U0BRG register
TXEPT	Transmit register empty flag
NCH	Select TxD0 pin output mode
CKPOL	Select the transfer clock polarity
UFORM	Select the LSB first or MSB first
TE	Set this bit to "1" to enable transmission/reception
ТІ	Transmit buffer empty flag
RE	Set this bit to "1" to enable reception
RI	Reception complete flag
U0IRS	Select the source of UART0 transmit interrupt
UORRM	Set this bit to "1" to use continuous receive mode
TXDISEL	Set to "0"
TXDIEN	Set to "0"
	0 to 7 0 to 7 OER 0 to 7 SMD2 to SMD0 CKDIR CLK1 to CLK0 TXEPT NCH CKPOL UFORM TE TI RE RI U0IRS U0RRM TXDISEL

Table 13. 2	Registers to	Be Used an	d Settinas in	Clock Sv	vnchronous	Serial I/O Mode

Notes:

1. Not all register bits are described above. Set those bits to "0" when writing to the registers in clock synchronous serial I/O mode.

Table 13.3 lists the functions of the input/output pins during clock synchronous serial I/O mode. Note that for a period from when the UART0 operation mode is selected to when transfer starts, the TxD0 pin outputs an "H". (If the Nch bit is set to "1", this pin is in a high-impedance state.)

Pin name	Function	Method of selection
TxD0 (P14)	Serial data output	(Outputs dummy data when performing reception only)
RxD0 (P15)	Serial data input	PD1 register PD1_5 bit=0 (P15 can be used as an input port when performing transmission only)
CLK0	Transfer clock output	U0MR register CKDIR bit=0
(P16)	Transfer clock input	U0MR register CKDIR bit=1 PD1 register PD1_6 bit=0

Table 13.3 Pin Functions




Figure 13.6 Transmit and Receive Operation



13.1.1 Polarity Select Function

R8C/10 Group

Figure 13.7 shows the polarity of the transfer clock. Use the CKPOL bit in the U0C0 register to select the transfer clock polarity.

CLK0 ¹	
TXD0	D0 × D1 × D2 × D3 × D4 × D5 × D6 × D7
RXD0	D_0 D_1 D_2 D_3 D_4 D_5 D_6 D_7
edae a	the U0C0 register CKPOL bit = 1 (transmit data output at the rising nd the receive data taken in at the falling edge of the transfer clock)
edge a CLK0 ²	nd the receive data taken in at the falling edge of the transfer clock)
C C	
CLK0 ²	nd the receive data taken in at the falling edge of the transfer clock)

Figure 13.7 Transfer Clock Polarity

13.1.2 LSB First/MSB First Select Function

Figure 13.8 shows the transfer format. Use the UFORM bit in the U0C0 register to select the transfer format.

CLK0	
TXD0	D0 \ D1 \ D2 \ D3 \ D4 \ D5 \ D6 \ D7
RXD0	D0 \ D1 \ D2 \ D3 \ D4 \ D5 \ D6 \ D7
(2) When	U0C0 register UFORM bit = 1 (MSB first)
TXD0	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
RXD0	D7 \ D6 \ D5 \ D4 \ D3 \ D2 \ D1 \ D0

Figure 13.8 Transfer Format

13.1.3 Continuous Receive Mode

The unit is configured to continuous receive mode by setting the U0RRM bit in the UCON register to "1" (enabling continuous receive mode). In this mode, reading the U0RB register enables data reception without resetting dummy data to the U0TB register. When the U0RRM bit is set to "1", avoid writing dummy data to U0TB register in a program.

13.2 Clock Asynchronous Serial I/O (UART) Mode

The UART mode allows transmitting and receiving data after setting the desired transfer rate and transfer data format. Tables 13.4 lists the specifications of the UART mode. Table 13.5 lists the registers and settings for UART mode.

Table 13.4	UART	Mode	Specifications
------------	------	------	-----------------------

Item	Specification
Transfer data format	 Character bit (transfer data): selectable from 7, 8 or 9 bits
	Start bit: 1 bit
	 Parity bit: selectable from odd, even, or none
	Stop bit: selectable from 1 or 2 bits
Transfer clock	• UiMR(i=0, 1) register CKDIR bit = 0 (internal clock) : fj/ 16(n+1)
	fj=f1SIO, f8SIO, f32SIO n=setting value in UiBRG register: 0016 to FF16
	 CKDIR bit = "1" (external clock) : fEXT/16(n+1)
	fEXT: input from CLKi pin n=setting value in UiBRG register: 0016 to FF16
Transmission start condition	Before transmission can start, the following requirements must be met
	 TE bit in UiC1 register= 1 (transmission enabled)
	 TI bit in UiC1 register = 0 (data present in UiTB register)
Reception start condition	Before reception can start, the following requirements must be met
	 RE bit in UiC1 register= 1 (reception enabled)
	- Start bit detection
Interrupt request	 For transmission, one of the following conditions can be selected
generation timing	- UiIRS bit = 0 (transmit buffer empty): when transferring data from UiTB register to
	UARTi transmit register (at start of transmission)
	- UiIRS bit =1 (transfer completed): when serial I/O finished sending data from UARTi
	transmit register
	For reception
	When transferring data from UARTi receive register to UiRB register (at completion
	of reception)
Error detection	• Overrun error ¹
	This error occurs if serial I/O started receiving the next data before reading UiRB
	register and received the bit one before the last stop bit of the next data
	Framing error
	This error occurs when the number of stop bits set is not detected
	Parity error
	This error occurs when if parity is enabled, the number of 1's in parity and character
	bits does not match the number of 1's set
	Error sum flag
	This flag is set (= 1) when any of the overrun, framing, and parity errors is encountered
Select function	• TxD10, RxD1 selection (UART)
	P37 pin can be used as RxD1 pin or TxD10 pin in UART1. Select by a program.
	• TxD11 pin selection (UART1)
	P00 pin can be used as TxD11 pin in UART1 or port P00. Select by a program.

Notes:

1. If an overrun error occurs, the value of U0RB register will be indeterminate. The IR bit in the S0RIC register does not change.

Bit	Function		
0 to 8	Set transmission data ¹		
0 to 8	Reception data can be read ¹		
OER,FER,PER,SUM	Error flag		
	Set a transfer rate		
SMD2 to SMD0	Set these bits to '1002' when transfer data is 7 bits long		
	Set these bits to '1012' when transfer data is 8 bits long		
	Set these bits to '1102' when transfer data is 9 bits long		
CKDIR	Select the internal clock or external clock ²		
STPS	Select the stop bit		
PRY, PRYE	Select whether parity is included and whether odd or even		
CLK0, CLK1	Select the count source for the UiBRG register		
TXEPT	Transmit register empty flag		
NCH	Select TxDi pin output mode		
UFORM	LSB first or MSB first can be selected when transfer data is 8 bits long. Set this		
	bit to "0" when transfer data is 7 or 9 bits long.		
TE	Set this bit to "1" to enable transmission		
ТІ	Transmit buffer empty flag		
RE	Set this bit to "1" to enable reception		
RI	Reception complete flag		
U0IRS, U1IRS	Select the source of UART0/UART1 transmit interrupt		
U0RRM	Set to "0"		
TXD1SEL	Select output pin for UART1 transfer data		
TXD1EN	Select TxD10 or RxD1 to be used		
	0 to 8 0 to 8 0 ER,FER,PER,SUM SMD2 to SMD0 CKDIR STPS PRY, PRYE CLK0, CLK1 TXEPT NCH UFORM TE TI RE RI U0IRS, U1IRS U0RRM TXD1SEL		

Notes:

1. The bits used for transmit/receive data are as follows: Bit 0 to bit 6 when transfer data is 7 bits long; bit 0 to bit 7 when transfer data is 8 bits long; bit 0 to bit 8 when transfer data is 9 bits long.

2. An external clock can be selected in UART0 only.

Table 13.6 lists the functions of the input/output pins during UART mode. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs an "H". (If the N-channel open-drain output is selected, this pin is in a high-impedance state.)

Pin name	Function	Method of selection
TxD0 (P14)	Serial data output	(Cannot be used as a port when performing reception only)
RxD0 (P15)	Serial data input	PD1 register PD1_5 bit=0 (Can be used as an input port when performing transmission only)
CLK0 (P16)	Transfer clock output	U0MR register CKDIR bit=0
	Transfer clock input	U0MR register CKDIR bit=1 PD1 register PD1_6 bit=0
TxD10/RxD1 (P37)	Serial data output	TXD1EN=1
	Serial data input	TXD1EN=0, PD3 register PD3_7 bit=0
TxD11 (P00)	Serial data output	Serial data output, TXD1SEL=1

Table 13.6 I/O Pin Functions in UART Mode






Figure 13.9 Transmit Operation




Figure 13.10 Receive Operation

13.2.1 TxD10/RxD1 Select Function (UART1)

P37 can be used as TxD10 output pin or RxD1 input pin by selecting with the TXD1EN bit in the UCON register. P37 is used as TxD10 output pin if the TXD1EN bit is set to "1" (TxD10) and used as RxD1 input pin if set to "0" (RxD1).

13.2.2 TxD11 Select Function (UART1)

P00 can be used as TxD11 output pin or a port by selecting with the TXD1SEL bit in the UCON register. P00 is used as TxD11 output pin if the TXD1SEL bit is set to "1" (TxD11) and used as an I/O port if set to "0" (P00).

14. A-D Converter

The A-D converter consists of one 10-bit successive approximation A-D converter circuit with a capacitive coupling amplifier. The analog inputs share the pins with P00 to P07. Therefore, when using these pins, make sure the corresponding port direction bits are set to "0" (input mode).

When not using the A-D converter, set the VCUT bit to "0" (Vref unconnected), so that no current will flow from the VREF pin into the resistor ladder, helping to reduce the power consumption of the chip.

The result of A-D conversion is stored in the AD register.

Table 14.1 shows the performance of the A-D converter. Figure 14.1 shows a block diagram of the A-D converter, and Figures 14.2 and 14.3 show the A-D converter-related registers.

Item	Performance		
Method of A-D conversion	Successive approximation (capacitive coupling amplifier)		
Analog input voltage ¹	0V to Vref		
Operating clock ϕAD^2	AVCC = 5V fAD, divide-by-2 of fAD, divide-by-4 of fAD		
	AVcc = 3V divide-by-2 of fAD, divide-by-4 of fAD		
Resolution	8-bit or 10-bit (selectable)		
Integral nonlinearity error	AVcc = Vref = 5V		
	8-bit resolution ±2LSB		
	• 10-bit resolution ±3LSB		
	AVcc = Vref = 3.3V		
	• 8-bit resolution ±2LSB		
	• 10-bit resolution ±5LSB		
Operating modes	One-shot mode and repeat mode ³		
Analog input pins	8 pins (AN ₀ to AN ₇)		
A-D conversion start condition	ADST bit in ADCON0 register is set to "1" (A-D conversion starts)		
Conversion speed per pin	Without sample and hold function		
	8-bit resolution: 49 ¢AD cycles, 10-bit resolution: 59 ¢AD cycles		
	With sample and hold function		
	8-bit resolution: 28 ¢AD cycles, 10-bit resolution: 33 ¢AD cycles		

Table 14.1 Performance of A-D converter

Notes:

- 1. Does not depend on use of sample and hold function.
- The frequency of \u03c6AD must be 10 MHz or less.
 When Vcc is less than 4.2V, \u03c6AD must be fAD/2 or less by dividing fAD.
 Without sample and hold function, the \u03c6AD frequency should be 250 kHz or more.
 With the sample and hold function, the \u03c6AD frequency should be 1 MHz or more.
- 3. In repeat mode, only 8-bit mode can be used.




Figure 14.1 A-D Converter Block Diagram

RW

RW

RW

A-D control register (
b7 b6 b5 b4 b3 b2 b1 b0	Symbol ADCON		After reset 00000XXX2	
	Bit symbol	Bit name	Function	RW
	CH0	Analog input pin select b	it ² 0 0 0 : ANo is selected 0 0 1 : AN1 is selected	RW
	CH1		0 1 0 : AN2 is selected 0 1 1 : AN3 is selected 1 0 0 : AN4 is selected	RW
	CH2		1 0 1 : AN5 is selected 1 1 0 : AN6 is selected 1 1 1 : AN7 is selected	RW
	MD0	A-D operation mode select bit 0 ²	0 : One-shot mode 1 : Repeat mode	RW
	(b4)	Reserved bit	Must set to "0"	RW
	(b5)	Reserved bit	Must set to "0"	RW
L	ADST	A-D conversion start flag	0 : A-D conversion disabled 1 : A-D conversion started	RW
	CKS0	Frequency select bit 0 ³	0 : fAD/4 is selected 1 : fAD/2 is selected	RW
2. When changing A-D op	peration mode the CKS1 bit in	ring A-D conversion, the co , set analog input pin again the ADCON1 register is se		
b7 b6 b5 b4 b3 b2 b1 b0 0	Symbol ADCON		After reset 0016	
	Bit symbol	Bit name	Function	RW
	(b2-b0)	Reserved bit	Must set to "0"	RW
	BITS) : 8-bit mode I : 10-bit mode	RW
	CKS1	Frequency select bit 1 ³	0 : CKS0 bit in ADCON0 register is valid	RW

Figure 14.2 ADCON0 Register and ADCON1 Register

3. The ϕAD frequency must be 10 MHz or less.

CKS1

VCUT

(b6-b7)

2. In repeat mode, the BITS bit must be set to "0" (8-bit mode).

Vref connect bit⁴

1. If the ADCON1 register is rewritten during A-D conversion, the conversion result is indeterminate.

Reserved bit

! . . . !

Notes:

conversion.

4. If the VCUT bit is reset from "0" (Vref unconnected) to "1" (Vref connected), wait for 1 µs or more before starting A-D

1 : fAD is selected 0 : Vref not connected

1: Vref connected

Must set to "0"




Figure 14.3 ADCON2 Register and AD Register

14.1 One-shot Mode

R8C/10 Group

In one-shot mode, the input voltage on one selected pin is A-D converted once. Table 14.2 lists the specifications of one-shot mode. Figure 14.4 shows the ADCON0 and ADCON1 registers in one-shot mode.

Table 14.2 One-shot Mode Specifications

Item	Specification
Function	Input voltage on one pin selected by CH2 to CH0 bits is A-D converted once.
Start condition	Set ADST bit to "1"
Stop condition	Completion of A-D conversion (ADST bit is set to "0")
	Set ADST bit to "0"
Interrupt request generation timing	End of A-D conversion
Input pin	One of AN ₀ to AN ₇ , as selected
Reading of result of A-D converter	Read AD register

b7 b6 b5 b4 b3 b2 b1 b0	Symbol ADCON		After reset 00000XXX2	
	Bit symbol	Bit name	Function	RW
	CH0	Analog input pin select bit ²	0 0 1 : AN1 is selected	RW
· · · · · · · · · · · · · · · · · · ·	CH1		0 1 0 : AN2 is selected 0 1 1 : AN3 is selected 1 0 0 : AN4 is selected	RW
	CH2		1 0 1 : AN5 is selected 1 1 0 : AN6 is selected 1 1 1 : AN71 is selected	RW
	MD	A-D operation mode select bit ²	0 : One-shot mode	RW
	(b4)	Reserved bit	Must set to "0"	RW
	(b5)	Reserved bit	Must set to "0"	RW
L	ADST	A-D conversion start flag	0 : A-D conversion disabled 1 : A-D conversion started	RW
Notes:	CKS0	Frequency select bit 0 ³	0 : fAD/4 is selected 1 : fAD/2 is selected	RW

If the ADCON0 register is rewritten during A-D conversion, the conversion result is indeterminate.
 When changing A-D operation mode, set analog input pin again.
 This bit is valid when the CKS1 bit in the ADCON1 register is set to "0".

A-D control register 1¹

b7 b6 b5 b4 b3 b2 b1 b0 0 0 1 0 0 0 0	Symbo ADCO		After reset 0016	
	Bit symbol	Bit name	Function	RW
	(b2-b0)	Reserved bit	Must set to "0"	RW
	BITS	8/10-bit mode select bit	0 : 8-bit mode 1 : 10-bit mode	RW
	CKS1	Frequency select bit 1 ²	0 : CKS0 bit in ADCON0 register is valid 1 : fAD is selected	RW
	VCUT	Vref connect bit ³	1 : Vref connected	RW
Notes:	(b6-b7)	Reserved bit	Must set to "0"	RW

1. If the ADCON1 register is rewritten during A-D conversion, the conversion result is indeterminate.

2. The ϕAD frequency must be 10 MHz or less.

3. If the VCUT bit is reset from "0" (Vref unconnected) to "1" (Vref connected), wait for 1 µs or more before starting A-D conversion.

Figure 14.4 ADCON0 Register and ADCON1 Registers in One-shot Mode

14.2 Repeat Mode

R8C/10 Group

In repeat mode, the input on one selected pin is A-D converted repeatedly. Table 14.3 lists the specifications of repeat mode. Figure 14.5 shows the ADCON0 and ADCON1 registers in repeat mode.

Table 14.3 Repeat Mode Specifications

Item	Specification
Function	Input voltage on one pin selected by CH2 to CH0 bits is A-D converted repeatedly
Start condition	Set ADST bit to "1"
Stop condition	Set ADST bit to "0"
Interrupt request generation timing	None generated
Input pin	One of AN ₀ to AN ₇ , as selected
Reading of result of A-D converter	Read AD register




Figure 14.5 ADCON0 Register and ADCON1 Register in Repeat Mode



Under development Preliminary specification Specifications in this manual are tentative and subject to change.

R8C/10 Group

14.3 Sample and Hold

If the SMP bit in the ADCON2 register is set to "1" (with sample-and-hold), the conversion speed per pin is increased to 28 ØAD cycles for 8-bit resolution or 33 ØAD cycles for 10-bit resolution. Sample-and-hold is effective in all operation modes. Select whether or not to use the sample-and-hold function before starting A-D conversion.

15. Programmable I/O Ports

15.1 Description

The programmable input/output ports (hereafter referred to as "I/O ports") consist of 22 lines P0, P1, P30 to P33, P37, and P45. Each port can be set for input or output every line by using a direction register, and can also be chosen to be or not be pulled high every 4 lines. The port P1 allows the drive capacity of its N-channel output transistor to be set as necessary. The port P1 can be used as LED drive port if the drive capacity is set to "HIGH".

P46 and P47 can be used as an input only port if the main clock oscillation circuit is not used.

Figures 15.1 to 15.4 show the I/O ports. Figure 15.5 shows the I/O pins.

Each pin functions as an I/O port or a peripheral function input/output.

For details on how to set peripheral functions, refer to each functional description in this manual. If any pin is used as a peripheral function input, set the direction bit for that pin to "0" (input mode). Any pin used as an output pin for peripheral functions is directed for output no matter how the corresponding direction bit is set.

15.1.1 Port Pi Direction Register (PDi Register, i = 0, 1, 3, 4)

Figure 15.6 shows the PDi register.

This register selects whether the I/O port is to be used for input or output. The bits in this register correspond one for one to each port.

15.1.2 Port Pi Register (Pi Register, i = 0 to 4)

Figure 15.7 shows the Pi register.

Data input/output to and from external devices are accomplished by reading and writing to the Pi register. The Pi register consists of a port latch to hold the input/output data and a circuit to read the pin status. For ports set for input mode, the input level of the pin can be read by reading the corresponding Pi register, and data can be written to the port latch by writing to the Pi register.

For ports set for output mode, the port latch can be read by reading the corresponding Pi register, and data can be written to the port latch by writing to the Pi register. The data written to the port latch is output from the pin. The bits in the Pi register correspond one for one to each port.

15.1.3 Pull-up Control Register 0, Pull-up Control Register 1 (PUR0 and PUR1 Registers) Figure 15.8 shows the PUR0 and PUR1 registers.


The PUR0 and PUR1 register bits can be used to select whether or not to pull the corresponding port high in 4 bit units. The port chosen to be pulled high has a pull-up resistor connected to it when the direction bit is set for input mode.

15.1.4 Port P1 Drive Capacity Control Register (DRR Register)

Figure 15.8 shows the DRR register.

The DRR register is used to control the drive capacity of the port P1 N-channel output transistor. The bits in this register correspond one for one to each port.

Under development Preliminary specification Specifications in this manual are tentative and subject to change.








Figure 15.2 Programmable I/O Ports (2)





Figure 15.3 Programmable I/O Ports (3)









Figure 15.5 I/O Pins



When writing to the PD4_0 to PD4_4, PD4_6 and PD4_7 bits, write "0" (input mode). When read, its content is "0".

Figure 15.6 PD0 Register, PD1 Register, PD3 Register, and PD4 Register




Figure 15.7 P0 Register, P1 Register, P3 Register, and P4 Register




Figure 15.8 PUR0 Register, PUR1 Register, and DRR Register

Under development Preliminary specification Specifications in this manual are tentative and subject to change.

15.2 Unassigned Pin Handling

Table 15.1 lists the handling of unassigned pins.

Table 15.1 Unassigned Pin Handling

Pin name	Connection
Ports P0, P1, P30 to P33, P45	After setting for input mode, connect every pin to Vss via a resistor(pull-down); or after setting for output mode, leave these pins open ^{1, 2} .
Ports P46, P47	Connect to Vcc via resistor (pull-up) ²
AVCC, VREF	Connect to Vcc
AVss	Connect to Vss

Notes:

 When these ports are set for output mode and left open, they remain input mode until they are set for output mode by a program. The voltage level of these pins may be unstable and the power supply voltage may increase for the time the ports remain input mode. The content of the direction registers may change due to noise or runaway caused by noise. In order to enhance program reliability, set the direction registers periodically by a program.

2. Connect these unassigned pins to the microcomputer using the shortest wire length (within 2 cm) possible.

16. Electrical Characteristics

Table 16.1 Absolute Maximum Ratings

Symbol	Parameter	Condition	Rated value	Unit
Vcc	Supply voltage	Vcc=AVcc	-0.3 to 6.5	V
AVcc	Analog supply voltage	Vcc=AVcc	-0.3 to 6.5	V
VI	Input voltage		-0.3 to Vcc+0.3	V
Vo	Output voltage		-0.3 to Vcc+0.3	V
Pd	Power dissipation	Topr=25 °C	300	mW
Topr	Operating ambient temperature		-20 to 85 / -40 to 85 (D version)	°C
Tstg	Storage temperature		-65 to 150	°C

Table 16.2 Recommended Operating Conditions

Currente e l	Parameter		Conditions		1.1.4.14		
Symbol			Conditions	Min.	Тур.	Max.	Unit
Vcc	Supply voltage			2.7	5.0	5.5	V
AVcc	Analog supply v	voltage		(NOTE3, 4)	Vcc		V
Vss	Supply voltage				0		V
AVss	Analog supply v	voltage			0		V
Viн	"H" input voltage	е		0.8Vcc		Vcc	V
VIL	"L" input voltage	e		0		0.2Vcc	V
I _{OH (sum)}	"H" peak all output currents	Sum of all pins' IOH (peak)				-60.0	mA
IOH (peak)	"H" peak output	current				-10.0	mA
IOH (avg)	"H" average out	put current				-5.0	mA
I _{OL (sum)}	"L" peak all output currents	Sum of all pins' IOL (peak)				60	mA
IOL (peak)	"L" peak output	Except P10 to P17				10	mA
	current	P10 to P17	Drive ability HIGH		_	30	mA
			Drive ability LOW			10	mA
IOL (avg)	"L" average	Except P10 to P17				5	mA
· or (avg)	output current	P10 to P17	Drive ability HIGH			15	mA
			Drive ability LOW			5	mA
f (XIN)	Main clock inpu	t oscillation frequency	$3.0V \le Vcc \le 5.5V$	0		16	MHz
-			$2.7V \leq Vcc < 3.0V$	0		10	MHz

Note

1: Referenced to Vcc = AVcc = 2.7 to 5.5V at Topr = -20 to 85 °C / -40 to 85 °C unless otherwise specified. 2: The mean output current is the mean value within 100ms. 3: When using 10 bit resolution mode of A-D converter, set AVcc $\ge 4.2V$.

4: When using sample & hold function of A-D converter, set $AVcc \ge 4.2V$.

0	Symbol Parameter					Standard		1.1.4.14
Symbol			Measuring condition	Min.	Тур.	Max.	Unit	
_	Resolution	_		Vref =VCC			10	Bit
_	Absolute	10	bit mode	f(XIN)=øAD=10 MHz, Vref=Vcc=5.0V			±3	LSB
	accuracy	8	bit mode	f(XIN)=øAD=10 MHz, Vref=Vcc=5.0V			±2	LSB
		10	bit mode	f(XIN)=øAD=10 MHz, Vref=Vcc=3.3V			±5	LSB
		8	bit mode	f(XIN)=øAD=10 MHz, Vref=Vcc=3.3V			±2	LSB
RLADDER	Ladder resistance			VREF=VCC	10		40	kΩ
t CONV	Conversion time		10 bit mode	f(XIN)=øAD=10 MHz, Vref=Vcc=5.0V	3.3			μs
			8 bit mode	f(XIN)=øAD=10 MHz, Vref=Vcc=5.0V	2.8			μs
t SAMP	Sampling time				TBD			μs
Vref	Reference voltage				2.0		Vcc	V
VIA	Analog input voltage			0		Vref	V	
_	A-D operation	Without s	ample & hold		0.25		10	MHz
	clock frequency ²	With sa	mple & hold		1.0		10	MHz

Table 16.3 A-D Conversion Characteristics

Note

1: Referenced to Vcc=AVcc=2.7 to 5.5V at Topr = -20 to 85 °C / -40 to 85 °C unless otherwise specified.

2: When faD is 10 MHz more, divide the faD and make A-D operation clock frequency (ØAD) lower than

10 MHz.

3: When the Vcc is less than 4.2V, divide the fAD and make A-D operation clock frequency (ØAD) lower than fAD/2.

Table 16.4 Flash Memory Version Electrical Characteristics

Deremeter	Manager				
Parameter	Measuring condition	Min.	Тур.	Max	Unit
Byte program time		—	75	TBD	μs
Block erase time			400	TBD	ms
Program, Erase Voltage		2.7	—	5.5	V
Read Voltage		2.7		5.5	V
Program, Erase Temperature		0		60	°C
	Block erase time Program, Erase Voltage Read Voltage	Byte program time Block erase time Program, Erase Voltage Read Voltage	ParameterMeasuring conditionMin.Byte program time—Block erase time—Program, Erase Voltage2.7Read Voltage2.7	ParameterMeasuring conditionMin.Typ.Byte program time—75Block erase time—400Program, Erase Voltage2.7—Read Voltage2.7—	Byte program timeImposed mission migrocritationMin.Typ.MaxBlock erase time—75TBDProgram, Erase Voltage2.7—5.5Read Voltage2.7—5.5

Note

1: Referenced to Vcc1=AVcc=2.7 to 5.5V at Topr = 0 to 60 °C unless otherwise specified.

Table 16.5 Power Circuit Timing Characteristics

Symbol	Parameter	Measuring condition				
Gymbol	i arameter	measuring condition	Min.	Тур.	Max.	Unit
td(P-R)	Time for internal power supply stabilization during powering-on ²				2	ms
td(R-S)	STOP release time ³				150	μs
td(R-S)	STOP release time ³				15	50

Note

1: The measureing condition is Vcc=AVcc=2.7 to 5.5 V and Topr=25 $^\circ\text{C}.$

2: This shows the waiting time till the internal power supply generating circuit is stabilized during powering-on.

3: This shows the time till BCLK starts from the interrupt acknowledgement to cancel stop mode.

Symbol	Parameter Measuring condition			Standard	ł			
Symbol		Falameter	Measuring condition		Min.	Typ.	Max.	Unit
	"H" output voltage	Except XOUT	Iон=-5mA		Vcc-2.0		Vcc	V
Vон			Іон=-200µА		Vcc-0.3		Vcc	V
		Xout	Drive ability HIGH	Iон=-1 mA	Vcc-2.0		Vcc	V
			Drive ability LOW	Іон=-500µА	Vcc-2.0		Vcc	V
	"L" output voltage	P10 to P17	Iон= 5 mA				2.0	V
Vol		Except Xout	Іон= 200 µА				0.45	V
		P10 to P17	Drive ability HIGH	Iон= 10 mA			2.0	v
			Drive ability LOW	Iон= 5 mA			2.0	V
		Хоит	Drive ability HIGH	Iон= 1 mA			2.0	V
			Drive ability LOW	Іон=500µА			2.0	V
Vt+-Vt-	Hysteresis	INTo, INT1, INT2, INT3, KI0, KI1, KI2, KI3, CNTR0, CNTR1, TCIN, RxD0, RxD1			0.2		1.0	V
		RESET			0.2		2.2	V
Ін	"H" input current		VI=5V				5.0	μA
lı.	"L" input current		VI=0V				-5.0	μA
RPULLUP	Pull-up resistance		VI=0V		30	50	167	kΩ
Rfxin	Feedback resistance	XIN				1.0		MΩ
fRING	Ring oscillator frequency				40	125	250	kHz
VRAM	RAM retention voltage		At stop mode		2.0			V

Note

1 : Referenced to Vcc=AVcc=4.2 to 5.5V at Topr = -20 to 85 °C / -40 to 85 °C, f(BCLK)=20MHz unless otherwise specified.

Symbol	Parameter		Parameter Measuring condition		Standard			11
Cymbol					Min.	Тур.	Max.	Unit
			High-speed mode	XIN=16 MHz (square wave) Ring oscillator on=100 kHz No division		9.0	TBD	mA
				XIN=5 MHz (square wave) Ring oscillator on=100 kHz No division		3.5		mA
			Medium-speed mode	XIN=16 MHz (square wave) Ring oscillator on=100 kHz Division by 8		TBD		mA
				XIN=5 MHz (square wave) Ring oscillator on=100 kHz Division by 8		TBD		mA
			Ring oscillator mode	Main clock off Ring oscillator on=100 kHz Division by 8		0.8		mA
lcc	Power supply current (Vcc=4.2 to 5.5V) In single-chip mode, the output		Wait mode	Main clock off Ring oscillator on=100 kHz At wait mode ² Peripheral clock operation		43		μA
	pins are open and other pins are Vss Wait mode	Wait mode	Main clock off Ring oscillator on=100 kHz At wait mode ² Peripheral clock off		33		μA	
			Stop mode	Main clock off Ring oscillator off CM10=*1* Peripheral clock off		1.0	TBD	μA

Note

1: The power supply current measuring is executed using the measuring program on frash memory.

2: Timer Y is operated with timer mode.

Symbol	Parameter		Measuring condition			Standard		
			WedSulli	ig condition	Min.	Typ.	Max.	Unit
	"H" output voltage	Except XOUT	Iон=-1mA		Vcc-0.5		Vcc	V
Voн		Хоит	Drive ability HIGH	Iон=-0.1 mA	Vcc-0.5		Vcc	V
			Drive ability LOW	Іон=-50 µА	Vcc-0.5		Vcc	V
	"L" output voltage	P10 to P17 Except Xout	Iон= 1 mA				0.5	V
Vol		P10 to P17	Drive ability HIGH	Iон= 2 mA			0.5	V
-			Drive ability LOW	Iон= 1 mA			0.5	V
		Хоит	Drive ability HIGH	Іон= 0.1 mA			0.5	V
			Drive ability LOW	Іон=50 µА			0.5	V
VT+-VT-	Hysteresis	INT0, INT1, INT2, INT3, KI0, KI1, KI2, KI3, CNTR0, CNTR1, TCIN, RxD0, RxD1			0.2		0.8	V
		RESET			0.2		1.8	V
Ін	"H" input current		VI=3V				4.0	μA
lı∟	"L" input current		VI=0V				-4.0	μA
RPULLUP	Pull-up resistance		VI=0V		66	160	500	kΩ
Rfxin	Feedback resistance	XIN				3.0		MΩ
fRING-S	Low-speed ring oscillator frequency				40	125	250	kHz
VRAM	RAM retention voltage		At stop mode		2.0			V

Table 16.8 Electrical Characteristics (3) [Vcc=3V]

Note

1 : Referenced to Vcc=AVcc=2.7 to 3.3V at Topr = -20 to 85 °C / -40 to 85 °C, f(BCLK)=5MHz unless otherwise specified.

Table 16.9 Electrical Characteristics (4) [Vcc=3V]

Symbol	Parameter		asuring condition	Standard			Unit
		High-speed mode	XIN=16 MHz (square wave) Ring oscillator on=100 kHz No division	Min.	Тур. 8.0	Max. TBD	mA
			Xi№=5 MHz (square wave) Ring oscillator on=100 kHz No division		3.0		mA
		Medium-speed mode	XIN=16 MHz (square wave) Ring oscillator on=100 kHz Division by 8		TBD		mA
			XIN=5 MHz (square wave) Low-speed ring oscillator on=100 kHz Division by 8		TBD		mA
		Ring oscillator mode	Main clock off Ring oscillator on=100 kHz Division by 8		0.8		mA
lcc	Icc Power supply current (Vcc1=2.7 to 3.3V) In single-chip mode, the output pins are open and other pins are Vss	Wait mode	Main clock off Ring oscillator on=100 kHz At wait mode ² Peripheral clock operation		TBD		μA
pii		Wait mode	Main clock off Ring oscillator on=100 kHz At wait mode ² Peripheral clock off		TBD		μA
		Stop mode	Main clock off Ring oscillator off CM10="1" Peripheral clock off		1.0	TBD	μA

Note

The power supply current measuring is executed using the measuring program on frash memory.
 Timer Y is operated with timer mode.

17. Flash Memory Version

17.1 Overview

The flash memory version has two modes—CPU rewrite and standard serial input/output—in which its flash memory can be operated on.

Table 17.1 outlines the performance of flash memory version (see "Table 1.1 Performance" for the items not listed on Table 17.1).

Item	Specification
Flash memory operating mode	2 modes (CPU rewrite and standard serial I/O)
Erase block	See "Figure 17.1. Flash Memory Block Diagram"
Method for program	In units of byte
Method for erasure	Block erase
Program, erase control method	Program and erase controlled by software command
Protect method	Blocks 0 and 1 protected by block 0, 1 program enable bit
Number of commands	5 commands
Number of program and erasure	100 times
Data Retention	10 years
ROM code protection	Standard serial I/O mode is supported.

Table 17.1 Flash Memory Version Performance

Table 17.2 Flash Memory Rewrite Modes


Flash memory	CPU rewrite mode	Standard serial I/O mode
rewrite mode		
Function	User ROM area is rewritten by executing software commands from the CPU. EW0 mode: Can be rewritten in any area other than the flash memory EW1 mode: Can be rewritten in the flash memory	User ROM area is rewritten by using a dedicated serial programmer. Standard serial I/O mode 1: Clock sync serial I/O Standard serial I/O mode 2: UART
Areas which	User ROM area	User ROM area
can be rewritten		
Operation	Single chip mode	Boot mode
mode		
ROM	None	Serial programmer
programmer		

17.2 Memory Map

The ROM in the flash memory version is separated between a user ROM area and a boot ROM area (reserved area). Figure 17.1 shows the block diagram of flash memory.

The user ROM area is divided into several blocks. The user ROM area can be rewritten in CPU rewrite and standard serial input/output modes. Block 1 and Block 0 are enabled for rewrite in CPU rewrite mode by setting the FMR02 bit in the FMR0 register to "1" (rewrite enabled).

The rewrite program for standard serial I/O mode is stored in the boot ROM area before shipment.





17.3 Functions To Prevent Flash Memory from Rewriting

To prevent the flash memory from being read or rewritten easily, standard serial input/output mode has an ID code check function.

17.3.1 ID Code Check Function

Use this function in standard serial input/output mode. Unless the flash memory is blank, the ID codes sent from the programmer and the ID codes written in the flash memory are compared to see if they match. If the ID codes do not match, the commands sent from the programmer are not accepted. The ID code consists of 8-bit data, the areas of which, beginning with the first byte, are 00FFDF16, 00FFE316, 00FFE316, 00FFE316, 00FFF316, 00FFF716, and 00FFFB16. Prepare a program in which the ID codes are preset at these addresses and write it in the flash memory.




Figure 17.2 Address for ID Code Stored

17.4 CPU Rewrite Mode

In CPU rewrite mode, the user ROM area can be rewritten by executing software commands from the CPU. Therefore, the user ROM area can be rewritten directly while the microcomputer is mounted onboard without having to use a ROM programmer, etc. Make sure the Program and the Block Erase commands are executed only on each block in the user ROM area.

For interrupts requested during an erase operation in CPU rewrite mode, the R8C/10 flash module offers an `erase-suspend` feature which allow the erase operation to be suspended, and access made available to the flash.

During CPU rewrite mode, the user ROM area be operated on in either Erase Write 0 (EW0) mode or Erase Write 1 (EW1) mode. Table 17.3 lists the differences between Erase Write 0 (EW0) and Erase Write 1 (EW1) modes.

Item	EW0 mode	EW1 mode
Operation mode	Single chip mode	Single chip mode
Areas in which a rewrite control	User ROM area	User ROM area
program can be located		
Areas in which a	Must be transferred to any area other	Can be executed directly in the user
rewrite control	than the flash memory (e.g., RAM)	ROM area
program can be executed	before being executed	
Areas which can be	User ROM area	User ROM area
rewritten		However, this does not include the
		block in which a rewrite control program exists ¹
Software command	None	Program, Block Erase command
limitations		Cannot be executed on any block in
		which a rewrite control program exists
		 Read Status Register command
		Cannot be executed
Modes after Program or Erase	Read Status Register mode	Read Array mode
CPU status during Auto	Operating	Hold state (I/O ports retain the state in
Write and Auto Erase		which they were before the command was executed)
Flash memory status	• Read the FMR0 register FMR00,	Read the FMR0 register FMR00,
detection	FMR06, and FMR07 bits in a	FMR06, and FMR07 bits in a program
	program	
	• Execute the Read Status Register	
	command to read the status	
	register SR7, SR5, and SR4.	
Conditions for	Set the FMR40 and FMR41 bits in	When an interrupt which is set for
transferring to	the FMR4 register to "1" by program.	enabled occurs while the FMR40 bit in
erase-suspend		the FMR4 register is set to "1".
Notes:		

Table 17.3 EW0 Mode and EW1 Mode

Notes:

1. Block 1 and Block 0 are enabled for rewrite by setting the FMR02 bit in the FMR0 register to "1" (rewrite enabled).

17.4.1 EW0 Mode

The microcomputer is placed in CPU rewrite mode by setting the FMR01 bit in the FMR0 register to "1" (CPU rewrite mode enabled), ready to accept commands. In this case, because the FMR1 register's FMR11 bit = 0, EW0 mode is selected.

Use software commands to control program and erase operations. Read the FMR0 register or status register to check the status of program or erase operation at completion.

When moving to an erase-suspend, set the FMR40 bit to "1" (erase-suspend) and the FMR41 bit to "1" (suspend requested). Make sure that the FMR46 bit is set to "1" (auto-erase inactive) before accessing the user ROM space. The erase operation resumes by setting the FMR41 bit to "0" (erase restart).

17.4.2 EW1 Mode

EW1 mode is selected by setting FMR11 bit to "1" (EW1 mode) after setting the FMR01 bit to "1" (CPU rewrite mode enabled).

Read the FMR0 register to check the status of program or erase operation at completion. Avoid executing software commands of Read Status register in EW1 mode.

To enable the erase-suspend function, the Block Erase command should be executed after setting the FMR40 bit to "1" (erase-suspend enabled). An interrupt to request an erase-suspend must be in enabled state. Once being placed in an erase-suspend upon the interrupt request, the user ROM space can be accessed and the CPU starts operating.

The FMR41 bit is automatically set to "1" (suspend requested) if the auto-erase operation is halted by an interrupt request. If the erase operation is not completed (FMR00 bit is "0") when the interrupt routine is ended, the Block Erase command should be executed again by setting the FMR41 bit to "0" (erase restart).

Figure 17.3 shows the FMR0 and FMR1 registers. Figure 17.4 shows the FMR4 register.

• FMR00 Bit

R8C/10 Group

This bit indicates the operating status of the flash memory. The bit is "0" during programming, erasing, or erase-suspend mode; otherwise, the bit is "1".

• FMR01 Bit

The microcomputer is made ready to accept commands by setting the FMR01 bit to "1" (CPU rewrite mode).

• FMR02 Bit

The Block1 and Block0 do not accept the Program and Block Erase commands if the FMR02 bit is set to "0" (rewrite disabled).

• FMSTP Bit

This bit is provided for initializing the flash memory control circuits, as well as for reducing the amount of current consumed in the flash memory. The flash memory is disabled against access by setting the FMSTP bit to "1". Therefore, the FMSTP bit must be written to by a program in other than the flash memory.

In the following cases, set the FMSTP bit to "1":

- When flash memory access resulted in an error while erasing or programming in EW0 mode (FMR00 bit not reset to "1" (ready))
- When entering ring oscillator mode (main clock stop).

Figure 17.6 shows a flow chart to be followed before and after entering ring oscillator mode (main clock stop).

Note that when going to stop or wait mode while the CPU rewrite mode is disabled, the FMR0 register does not need to be set because the power for the flash memory is automatically turned off and is turned back on again after returning from stop or wait mode.

• FMR06 Bit

This is a read-only bit indicating the status of auto program operation. The bit is set to "1" when a program error occurs; otherwise, it is cleared to "0". For details, refer to the description of the full status check.

• FMR07 Bit

This is a read-only bit indicating the status of auto erase operation. The bit is set to "1" when an erase error occurs; otherwise, it is set to "0". For details, refer to the description of "17.4.5 Full status check".

• FMR11 Bit

Setting this bit to "1" (EW1 mode) places the microcomputer in EW1 mode.

• FMR40 bit

The erase-suspend function is enabled by setting the FMR40 bit to "1" (valid).

• FMR41 bit

In EW0 mode, the flash module goes to erase-suspend mode when the FMR41 bit is set to "1". In EW1 mode, the FMR41 bit is automatically set to "1" (suspend requested) when an enabled interrupt occurred, and then the flash module goes to erase-suspend mode.

The auto-erase operation restarts when the FMR41 bit is set to "0" (erase restart).

• FMR46 bit

The FMR46 bit is set to "0" during auto-erase execution and set to "1" during erase-suspend mode. Avoid accessing to the flash memory when this bit is set to "0".

T T T	b4 b3 b2 b1 b 0	Sym Sym		After reset XX0000012	
		Bit symbol	Bit name	Function	RW
		. FMR00	RY/BY status flag	0: Busy (being written or erased) 1: Ready	RO
		- FMR01	CPU rewrite mode select bit ¹	0: Disables CPU rewrite mode 1: Enables CPU rewrite mode	RW
		- FMR02	Block1, 0 rewrite enable bit ²	0: Enables lock bit 1: Disables lock bit	RW
		FMSTP	Flash memory stop bit ^{3, 5}	0: Enables flash memory operation 1: Stops flash memory operation (placed in low power mode, flash memory initialized)	RW
·		(b5-b4)	Reserved bit	Must set to "0"	RW
		FMR06	Program status flag ⁴	0: Terminated normally 1: Terminated in error	RO
Notes:		- FMR07	Erase status flag ⁴	0: Terminated normally 1: Terminated in error	RO

writing "1" after writing "0". Set the microcomputer in read array mode before writing to this bit.

2. To set this bit to "1", write "0" and then "1" in succession when the FMR01 bit = 1. Make sure no interrupts will occur before writing "1" after writing "0".

Write to this bit from a program in other than the flash memory.
 This flag is set to "0" by executing the Clear Status command.


Effective when the FMR01 bit = 1 (CPU rewrite mode). If the FMR01 bit = 0, although the FMSTP bit can be set to "1" by writing "1", the flash memory is neither placed in low power mode nor initialized.

Figure 17.3 FMR0 Register

b6 b5 b4 b3 b2 b1 b0	Sym FM		After reset 0100XX0X2	
	Bit symbol	Bit name	Function	R
	(b0)	Reserved bit	When read, its content is indeterminate.	R
· · · · · · · · · · · · · · · · · · ·	FMR11	EW1 mode select bit ¹	0: EW0 mode 1: EW1 mode	R
	(b3-b2)	Reserved bit	When read, its content is indeterminate.	R
	(b5-b4)	Reserved bit	Must set to "0"	R
	(b6)	Nothing is assigned. When write, set to "0". When	read, its content is indeterminate.	R
	(b7)	Reserved bit	Must set to "0"	R
ash memory contro	ol register	4 abol Address	After reset	
-	ol register Sym FM	4 nbol Address	After reset	RW
b6 b5 b4 b3 b2 b1 b0	ol register	4 hbol Address R4 01B316 Bit name Erase-suspend function	After reset 0100000X2	
b6 b5 b4 b3 b2 b1 b0	ol register Sym FM Bit symbol	4 hbol Address R4 01B316 Bit name	After reset 0100000X2 Function 0: Invalid	RW
b6 b5 b4 b3 b2 b1 b0	DI register Sym FM Bit symbol FMR40	4 bol Address R4 01B316 Bit name Erase-suspend function enable bit ¹	After reset 0100000X2 Function 0: Invalid 1: Valid 0: Erase restart	RV
b6 b5 b4 b3 b2 b1 b0	DI register Sym FM Bit symbol FMR40 FMR41	4 bol Address R4 01B316 Bit name Erase-suspend function enable bit ¹ Erase-suspend request bit ²	After reset 0100000X2 Function 0: Invalid 1: Valid 0: Erase restart 1: Suspend request	RV RV
b6 b5 b4 b3 b2 b1 b0	DI register Sym FM Bit symbol FMR40 FMR41	4 bol Address R4 01B316 Bit name Erase-suspend function enable bit ¹ Erase-suspend request bit ² Reserved bit	After reset 0100000X2 Function 0: Invalid 1: Valid 0: Erase restart 1: Suspend request Must set to "0" 0: Auto-erase active 1: Auto-erase inactive (erase-suspend	RV RV RC

Figure 17.3-2 FMR1 and FMR4

Figures 17.5 and 17.6 show the setting and resetting of EW0 mode and EW1 mode, respectively.








Figure 17.5 Setting and Resetting of EW1 Mode




Figure 17.6 Processing Before and After Ring Oscillator Mode (main clock stop)

17.4.3 Software Commands

Software commands are described below. The command code and data must be read and written in 8-bit units.

Table 17.4 Software Commands

		First bus cycle	e	Second bus cycle		
Command	Mode	Mode Address		Mode	Address	Data (D7 to D0)
Read array	Write	Х	FF16			
Read status register	Write	Х	7016	Read	Х	SRD
Clear status register	Write	Х	5016			
Program	Write	WA	4016	Write	WA	WD
Block erase	Write	Х	2016	Write	BA	D016

SRD: Status register data (D7 to D0)

WA: Write address (Make sure the address value specified in the the first bus cycle is the same address as the write address specified in the second bus cycle.)

WD: Write data (8 bits)

BA: Uppermost block address

X: Any address in the user ROM area

• Read Array Command

This command reads the flash memory.

Writing 'FF16' in the first bus cycle places the microcomputer in read array mode. Enter the read address in the next or subsequent bus cycles, and the content of the specified address can be read in 8-bit units.

Because the microcomputer remains in read array mode until another command is written, the contents of multiple addresses can be read in succession.

• Read Status Register Command

This command reads the status register.

Write '7016' in the first bus cycle, and the status register can be read in the second bus cycle. (Refer to Section 17.4.4, "Status Register.") When reading the status register too, specify an address in the user ROM area.

Avoid executing this command in EW1 mode.

Clear Status Register Command

This command sets the status register to "0".

Write '5016' in the first bus cycle, and the FMR06 to FMR07 bits in the FMR0 register and SR4 to SR5 in the status register will be set to "0".

• Program

This command writes data to the flash memory in one byte units.

Write '4016' in the first bus cycle and write data to the write address in the second bus cycle, and an auto program operation (data program and verify) will start. Make sure the address value specified in the first bus cycle is the same address as the write address specified in the second bus cycle.

Check the FMR00 bit in the FMR0 register to see if auto programming has finished. The FMR00 bit is "0" during auto programming and set to "1" when auto programming is completed.

Check the FMR06 bit in the FMR0 register after auto programming has finished, and the result of auto programming can be known. (Refer to Section 17.4.6, "Full Status Check.")

Writing over already programmed addresses is inhibited.

When the FMR02 bit in the FMR0 register is set to "0" (rewrite disabled), the Program command on the Block0 and Block1 is not accepted.

In EW1 mode, do not execute this command on any address at which the rewrite control program is located.

In EW0 mode, the microcomputer goes to read status register mode at the same time auto programming starts, making it possible to read the status register. The status register bit 7 (SR7) is set to "0" at the same time auto programming starts, and set back to "1" when auto programming finishes. In this case, the microcomputer remains in read status register mode until a read command is written next. The result of auto programming can be known by reading the status register after auto programming has finished.




Figure 17.7 Program Flow Chart

Block Erase

Write '2016' in the first bus cycle and write 'D016' to the uppermost address of a block in the second bus cycle, and an auto erase operation (erase and verify) will start.

Check the FMR00 bit in the FMR0 register to see if auto erasing has finished.

The FMR00 bit is "0" during auto erasing and set to "1" when auto erasing is completed.

When using the erase-suspend function in EW0 mode, the FMR46 bit in the FMR4 register should be checked to see if the flash memory is placed in a erase-suspend. The FMR46 bit is set to "0" when auto-erase operation is active and set to "0" auto-erase operation is inactive.

Check the FMR07 bit in the FMR0 register after auto erasing has finished, and the result of auto erasing can be known. (Refer to Section 17.4.6, "Full Status Check.")

When the FMR02 bit in the FMR0 register is set to "0" (rewrite disabled), the Block Erase command on the Block0 and Block1 is not accepted.

Figure 17.9 shows an example of a block erase flowchart when the erase-suspend function is not used. Figure 17.10 shows an example of a block erase flowchart when the erase-suspend function is used.

In EW1 mode, do not execute this command on any address at which the rewrite control program is located.

In EW0 mode, the microcomputer goes to read status register mode at the same time auto erasing starts, making it possible to read the status register. The status register bit 7 (SR7) is cleared to "0" at the same time auto erasing starts, and set back to "1" when auto erasing finishes. In this case, the microcomputer remains in read status register mode until the Read Array command is written next.




Figure 17.8 Block Erase Flow Chart (When Not Using Erase-suspend Function)




Figure 17.9 Block Erase Command (When Using Erase-suspend Function)

17.4.4 Status Register

R8C/10 Group

The status register indicates the operating status of the flash memory and whether an erase or programming operation terminated normally or in error. The status of the status register can be known by reading the FMR00, FMR06, and FMR07 bits in the FMR0 register.

Table 17.5 lists the status register.

In EW0 mode, the status register can be read in the following cases:

- (1) When a given address in the user ROM area is read after writing the Read Status Register command
- (2) When a given address in the user ROM area is read after executing the Program or Block Erase command but before executing the Read Array command.

• Sequencer Status (SR7 and FMR00 Bits)

The sequence status indicates the operating status of the flash memory. SR7 = 0 (busy) during auto programming and auto erase, and is set to "1" (ready) at the same time the operation finishes. SR7 = 0 (busy) during erase suspend mode.

• Erase Status (SR5 and FMR07 Bits)

Refer to Section 17.4.6, "Full Status Check."

• Program Status (SR4 and FMR06 Bits)

Refer to Section 17.4.6, "Full Status Check."

Status register	FMR0 register	Status name	Con	Value after	
bit	bit	Olaldo hame	"0"	"1"	reset
SR7 (D7)	FMR00	Sequencer status	Busy	Ready	1
SR6 (D6)		Reserved	-	-	
SR5 (D5)	FMR07	Erase status	Terminated normally	Terminated in error	0
SR4 (D4)	FMR06	Program status	Terminated normally	Terminated in error	0
SR3 (D3)		Reserved	-	-	
SR2 (D2)		Reserved	-	-	
SR1 (D1)		Reserved	-	-	
SR0 (D0)		Reserved	-	-	

Table 17.5 Status Register

• D7 to D0: Indicates the data bus which is read out when the Read Status Register command is executed.

• The FMR07 bit (SR5) and FMR06 bit (SR4) are set to "0" by executing the Clear Status Register command.

• When the FMR07 bit (SR5) or FMR06 bit (SR4) = 1, the Program and Block Erase commands are not accepted.

17.4.5 Full Status Check

When an error occurs, the FMR06 to FMR07 bits in the FMR0 register are set to "1", indicating occurrence of each specific error. Therefore, execution results can be verified by checking these status bits (full status check). Table 17.6 lists errors and FMR0 register status. Figure 17.11 shows a full status check flowchart and the action to be taken when each error occurs.

Table 17.6 Errors and FMR0 Register Status

FRM00 register (status register)			
status		Error	Error occurrence condition
FMR07 FMR06			
(SR5)	(SR4)		
1	1	Command	When any command is not written correctly
sequence erro		sequence error	• When invalid data was written other than those that can be writ-
			ten in the second bus cycle of the Block Erase command (i.e.,
			other than 'D016' or 'FF16') ¹
1	0	Erase error	When the Block Erase command was executed but not automati-
			cally erased correctly
0 1 Program error		Program error	When the Program command was executed but not automatically
			programmed correctly.

Notes:

1. Writing 'FF16' in the second bus cycle of these commands places the microcomputer in read array mode, and the command code written in the first bus cycle is nullified.




Figure 17.10 Full Status Check and Handling Procedure for Each Error

17.5 Standard Serial I/O Mode

In standard serial input/output mode, the user ROM area can be rewritten while the microcomputer is mounted on-board by using a serial programmer suitable for this microcomputer. For more information about serial programmers, contact the manufacturer of your serial programmer. For details on how to use, refer to the user's manual included with your serial programmer.

Table 17.7 lists pin functions (flash memory standard serial input/output mode). Figures 17.12 to 17.14 show pin connections for standard serial input/output mode.


17.5.1 ID Code Check Function

This function determines whether the ID codes sent from the serial programmer and those written in the flash memory match (refer to Section 17.3, "Functions to Prevent Flash Memory from Rewriting").

Pin	Name	I/O	Description
Vcc,Vss	Power input		Apply the voltage guaranteed for Program and Erase to Vcc pin and 0V to Vss pin.
IVcc	IVcc		Connect capacitor (0.1 μ F) to Vss.
RESET	Reset input	I	Reset input pin. While RESET pin is "L" level, input a 20 cycle or longer clock to XIN pin.
P46/XIN	P46 input/Clock input	I	Connect a ceramic resonator or crystal oscillator between XIN and XOUT pins in standard serial I/O mode 2. In standard serial I/O mode
P47/Xout	P47 input/Clock output	I/O	1, connect a ceramic resonator or crystal oscillator between XIN and XOUT pins, or input "H" or "L" level signal, or open.
AVcc, AVss	Analog power supply input	I	Connect AVss to Vss and AVcc to Vcc, respectively.
VREF	Reference voltage input	I	Enter the reference voltage for AD from this pin.
P01 to P07	Input port P0	I	Input "H" or "L" level signal or open.
P10 to P17	Input port P1	I	Input "H" or "L" level signal or open.
P30 to P33	Input port P3	I	Input "H" or "L" level signal or open.
P45	Input port P4	I	Input "H" or "L" level signal or open.
P00	TxD output	0	Serial data output pin
MODE	MODE	I/O	Standard serial I/O mode 1: connect to flash programmer Standard serial I/O mode 2: Input "L".
CNVss	CNVss	I/O	Standard serial I/O mode 1: connect to flash programmer Standard serial I/O mode 2: Input "L".
P37	RxD input	0	Serial data input pin

Under development Preliminary specification Specifications in this manual are tentative and subject to change.

R8C/10 Group



• Example of Circuit Application in the Standard Serial I/O Mode

Figures 17.12 and 17.13 show examples of circuit application in standard serial I/O mode 1 and mode 2, respectively. Refer to the serial programmer manual of your programmer to handle pins controlled by the programmer.




Figure 17.12 Circuit Application in Standard Serial I/O Mode 1




Figure 17.13 Circuit Application in Standard Serial I/O Mode 2

18. On-chip debugger

The microcomputer has functions to execute the on-chip debugger. Refer to "Appendix 2 Connecting examples for serial writer and on-chip debugging emulator". Refer to the respective on-chip debugger manual for the details of the on-chip debugger. Next, here are some explanations for the respective functions. Debugging the user system which uses these functions is not available. When using the on-chip debugger, design the system without using these functions in advance. Additionally, the on-chip debugger uses the address "0C00016 to 0C7FF16 of the flash memory, thus avoid using for the user system.

18.1 Address match interrupt

The interrupt request is generated right before the arbitrary address instruction is executed. The debugger break function uses the address match interrupt. Refer to "10.4 Address match interrupt" for the details of the address match interrupt. Also, avoid using the address match interrupt with using the user system when using the on-chip debugger.

18.2 Single step interrupt

The interrupt request is generated every time one instruction is executed. The debugger single step function uses the single step interrupt. The other interrupt is not generated when using the single step interrupt. The single step interrupt is only for the developed support tool.

18.3 UART1

The UART1 is used for the communication with the debugger (or the personal computer). Refer to "13. Serial I/O" for the details of UART1. Also, avoid using the UART1 and the functions (P00/AN7 and P37) which share the UART1 pins.

18.4 BRK instruction

The BRK interrupt request is generated. Refer to "10.1 Interrupt overview" and "R8C/Tiny series software manual". Also, avoid using the BRK instruction with using the user system when using the on-chip debugger.

19. Usage Notes

19.1 Stop Mode and Wait Mode

When entering stop mode or wait mode, an instruction queue pre-reads 4 bytes from the WAIT instruction or an instruction that sets the CM10 bit in the CM1 register to "1" (all clocks stopped) before the program stops. Therefore, insert at least four NOPs after the WAIT instruction or an instruction that sets the CM10 bit to "1".

19.2 Interrupts

19.2.1 Reading Address 0000016

Avoid reading the address 0000016 in a program. When a maskable interrupt request is accepted, the CPU reads interrupt information (interrupt number and interrupt request priority level) from the address 0000016 during the interrupt sequence. At this time, the IR bit for the accepted interrupt is set to "0".

If the address 0000016 is read in a program, the IR bit for the interrupt which has the highest priority among the enabled interrupts is set to "0". This may cause a problem that the interrupt is canceled, or an unexpected interrupt is generated.

19.2.2 SP Setting

Set any value in the SP before accepting an interrupt. The SP is set to '000016' after reset. Therefore, if an interrupt is accepted before setting any value in the SP, the program may go out of control.

19.2.3 External Interrupt and Key Input Interrupt

Either an "L" level or an "H" level of at least 250 ns width is necessary for the signal input to the \overline{INT}_0 to \overline{INT}_3 pins and KI₀ to KI₃ pins regardless of the CPU clock.

19.2.4 Watchdog Timer Interrupt

Initialize the watchdog timer after a watchdog timer interrupt occurs.

19.2.5 Changing Interrupt Source

The IR bit in the corresponding interrupt control register may be set to "1" (interrupt requested) when the interrupt source changes. When using an interrupt, the corresponding IR bit should be set to "0" (no interrupt requested) after changing the interrupt source.

In addition, the changes of interrupt sources said here include all factors that change the interrupt sources assigned to individual software interrupt numbers, polarities, and timing. Therefore, when a mode change in the peripheral functions etc. involves interrupt sources, edge polarities, and timing, the corresponding IR bit should be set to "0" (no interrupt requested) after the change. Refer to the description of each peripheral function for the interrupts caused by the peripheral functions. Figure 1.1 shows an example of the procedure for changing interrupt sources.

Under development Preliminary specification Specifications in this manual are tentative and subject to change.

R8C/10 Group




Figure 19.1 Example of Procedure for Changing Interrupt Source

19.2.6 Changing Interrupt Control Register

- (1) Each interrupt control register can only be modified while no interrupt requests corresponding to that register are generated. If interrupt requests managed by any interrupt control register are likely to occur, disable the interrupts before changing the interrupt control register.
- (2) To modify any interrupt control register after disabling interrupts, be careful with the instructions used.

When Changing Other Than IR Bit

If an interrupt request corresponding to that register is generated while executing the instruction, the IR bit may not be set to "1" (interrupt requested), with the result that the interrupt request is ignored. If this presents a problem, use the following instructions to modify the register. Instructions to use: AND, OR, BCLR, BSET

When Changing IR Bit

Even when the IR bit is cleared to "0" (interrupt not requested), it may not actually be cleared to "0" depending on the instruction used. Therefore, use the MOV instruction to set the IR bit to "0".

(3) When disabling interrupts using the I flag, set the I flag according to the following sample programs. Refer to #2 for the change of interrupt control registers in the sample programs.

Sample programs 1 to 3 are to prevent the I flag from being set to "1" (interrupt enabled) before writing to the interrupt control registers for reasons of the internal bus or the instruction queue buffer.

Example 1: Use NOP instructions to prevent I flag being set to "1" before interrupt control register is changed

١T	_SWITCF	11:	
	FCLR	I	; Disable interrupts
	AND.B	#00H, 0056H	; Set TXIC register to "0016"
	NOP		-
	NOP		
	FSET	1	; Enable interrupts

Example 2: Use dummy read to have FSET instruction wait

INT_SWITCH2: FCLR I ; Disable interrupts AND.B #00H, 0056H ; Set TXIC register to "0016" MOV.W MEM, R0 ; Dummy read FSET I ; Enable interrupts

Example 3: Use POPC instruction to change I flag

INT_SWITCH	13:	
PUSHC	FLG	
FCLR	1	; Disable interrupts
AND.B	#00H, 0056H	; Set TXIC register to "0016"
POPC	FLG	; Enable interrupts

19.3 Timers

19.3.1 Timers X, Y and Z

- (1) Timers X, Y and Z stop counting after reset. Therefore, a value must be set to these timers and prescalers before starting counting.
- (2) Even if the prescalers and timers are read out simultaneously in 16-bit units, these registers are read byte-by-byte in the microcomputer. Consequently, the timer value may be updated during the period these two registers are being read.

19.3.2 Timer X

(1) In pulse period measurement mode, the TXEDG bit and TXUND bit in the TXMR register can be set to "0" by writing "0" to these bits in a program. However, these bits remain unchanged when "1" is written. To set one flag to "0" in a program, write "1" to the other flag by using the MOV instruction. (This prevents any unintended changes of flag.)

Example (when setting TXEDG bit to "0"): MOV.B #10XXXXXB,008BH

(2) When changing to pulse period measurement mode from other mode, the contents of the TXEDG bit and TXUND bit are indeterminate. Write "0" to the TXEDG bit and TXUND bit before starting counting.

19.3.3 Timer Z

In programmable one-shot generation mode and programmable wait one-shot generation mode, when setting the TZS bit in the TC register to "0" and the timer reloads the value of reload register and stops. Therefore, the timer count value should be read out in programmable one-shot generation mode and programmable wait one-shot generation mode before the timer stops.

19.3.4 Timer C

(1) The TC register and TM0 register must be read in 16-bit units. This prevents the timer value from being updated during the period the high-byte and low-byte are being read.

Example (when Timer C is read): MOV.W 0090H,R0 ; Read out timer C

19.4 Serial I/O

(1) When reading data from the UiRB (i=0,1) register even in the clock asynchronous serial I/O mode or in the clock synchronous serial I/O mode. Be sure to read data in 16-bit unit. When the high-byte of the UiRB register is read, the PER and FER bits of the UiRB register and the RI bit of the UiC1 register are set to "0".

Example (when reading receive buffer register): MOV.W 00A6H, R0 ; Read the U0RB register

(2) When writing data to the UiTB register in the clock asynchronous serial I/O mode with 9-bit transfer data length, data should be written high-byte first then low-byte in 8-bit unit.

Example (when reading transmit buffer register):

MOV.B	#XXH, 00A3H	; Write the high-byte of U0TB register
MOV.B	#XXH, 00A2H	; Write the low-byte of U0TB register

19.5 A-D Converter

- (1) When writing to each bit but except bit 6 in the ADON00 register, each bit in the ADCON1 register, or the SMP bit in the ADCON2 register, A/D conversion must be stopped (before a trigger occurs).
 When the VCUT bit in the ADCON1 register is changed from "0" (VREF not connected) to "1" (VREF connected), wait at least 1 µs before starting A/D conversion.
- (2) When changing AD operation mode, select an analog input pin again.
- (3) In one-shot mode, A/D conversion must be completed before reading the AD register. The IR bit in the ADIC register can indicates whether the A/D conversion is completed or not.
- (4) In repeat mode, the undivided main clock must be used for the CPU.
- (5) If A/D conversion is forcibly terminated while in progress by setting the ADST bit in the ADCON0 register to "0" (A/D conversion halted), the conversion result of the A/D converter is indeterminate. If the ADST bit is cleared to "0" in a program, ignore the value of AD register.
- (6) A 0.1 μ F capacitor should be connected between the AVcc/VREF pin and AVss pin.

19.6 Flash Memory Version

19.6.1 CPU Rewrite Mode

(1) Operation Speed

Before entering CPU rewrite mode (EW0 or EW1 mode), select 5 MHz or less for CPU clock using the CM06 bit in the CM0 register and the CM16 to CM17 bits in the CM1 register.

(2) Instructions Inhibited Against Use

The following instructions cannot be used in EW0 mode because the flash memory's internal data is referenced: UND instruction, INTO instruction, and BRK instruction

(3) Interrupts

EW0 Mode

- Any interrupt which has a vector in the relocatable vector table can be used providing that its vector is transferred into the RAM space.
- The watchdog timer and oscillation stop detection interrupts can be used because the FMR0 register and FMR1 register are initialized when one of those interrupts occurs. The jump addresses for those interrupt service routines should be set in the fixed vector table.

Because the rewrite operation is halted when a watchdog timer, oscillation stop detection or voltage detection interrupt occur, the rewrite program should be executed again after exiting the interrupt service routine.

• The address match interrupt cannot be used because the flash memory's internal data is referenced.

EW1 Mode

- Make sure that any interrupt which has a vector in the variable vector table or address match interrupt will not be accepted during the auto program period or the auto erase period with erase-suspend function disabled.
- Avoid using watchdog timer interrupts.

(4) How to Access

To set the FMR01, FMR02, or FMR11 bit to "1", write "0" and then "1" in succession. This is necessary to ensure that no interrupts will occur before writing "1" after writing "0".

(5) Writing in User ROM Space

In EW0 Mode, if the power supply voltage drops while rewriting any block in which the rewrite control program is stored, a problem may occur that the rewrite control program is not correctly rewritten and, consequently, the flash memory becomes unable to be rewritten thereafter. In this case, standard serial I/O or parallel I/O mode should be used.

(6) Wait Mode

When shifting to wait mode, set the FMR01 bit to "0" (CPU rewrite mode disabled) before executing the WAIT instruction.

(7) Stop Mode

When shifting to stop mode, the following settings are required:

- Set the FMR01 bit to "0" (CPU rewrite mode disabled) and disable DMA transfers before setting the CM10 bit to "1" (stop mode).
- Execute the JMP.B instruction subsequent to the instruction which sets the CM10 bit to "1" (stop mode)

Example program

BSET 0, CM1 ; Stop mode JMP.B L1

Program after returning from stop mode

(8) Ring Oscillator Low Power Dissipation Mode

L1:

If the CM05 bit is set to "1", the following commands must not be executed.

- Program
- Block erase

19.7 Noise

(1) Bypass Capacitor between VCC and VSS Pins

Insert a bypass capacitor (at least 0.1 μ F) between Vcc and Vss pins as the countermeasures against noise and latch-up. The connecting wires must be the shortest and widest possible.

(2) Port Control Registers Data Read Error

During severe noise testing, mainly power supply system noise, and introduction of external noise, the data of port related registers may changed. As a firmware countermeasure, it is recommended to periodically reset the port registers, port direction registers and pullup control registers. However, you should fully examine before introducing the reset routine as conflicts may be created between this reset routine and interrupt routines (i. e. ports are switched during interrupts).

(3) CNVss Pin Wiring


In order to improve the pin tolerance to noise, insert a pull down resistance (about 5 k) between CNVss and Vss, and placed as close as possible to the CNVss pin.

20. Usage notes for on-chip debugger

When using the on-chip debugger to develop the R8C/10 group program and debug, pay the following attention.


- (1) Avoid using P0₀/AN₇/TxD₁₁ pin and P3₇/TxD₁₀/RxD₁ pin.
- (2) When write in the PD3 register (00E7₁₆ address), set bit 7 to "0".
- (3) Avoid accessing the related serial I/O1 register.
- (4) Avoid using from OC000₁₆ address to OC7FF₁₆ address because the on-chip debugger uses these addresses.

Appendix 1. Package Dimensions




Appendix 2. Connecting examples for serial writer and on-chip debugging emulator

Appendix figure. 2.1 shows connecting examples with USB Flash Writer and appendix figure 2.2 shows connecting examples with M16C Flash Starter.




Appendix figure 2.1 Connecting examples with USB Flash Writer (M3A-0665)



Appendix figure 2.2 Connecting examples with M16C Flash Starter (M3A-0806)





Appendix figure 2.3 shows connecting examples with emulator E7.

Figure 2.3 Connecting examples with emulator E7 (HS0007TCU01H)

Register Index

Α

A AD 107 ADCON0 106, 108, 109 ADCON1 106, 108, 109 ADCON2 107 ADIC 40 AIER 53 C CM0 19 CM1 19	PD4 116 PM0 32 PM1 32 PRCR 31 PREX 58 PREY 67 PREZ 75 PUM 68, 70, 72, 76, 78, 80, 82, 85 PUR0 117 PUR1 117 R
D	RMAD0 to RMAD1 53
DRR 117	S
F FMR0 132 FMR1 133 FMR4 133	SORIC 40 SOTIC 40 S1RIC 40 S1TIC 40
I	т
INTOF 47	TC 88 TCC0 50, 88
INTOIC 40 INT1IC 40 INT2IC 40 INT3IC 40 INTEN 47 K	TCC1 50, 88 TCIC 40 TCSS 58 , 68, 76 TM0 88 TX 58
INT1IC 40 INT2IC 40 INT3IC 40 INTEN 47	TCC1 50, 88 TCIC 40 TCSS 58 , 68, 76 TM0 88
INT1IC 40 INT2IC 40 INT3IC 40 INTEN 47 K	TCC1 50, 88 TCIC 40 TCSS 58 , 68, 76 TM0 88 TX 58 TXIC 40 TXMR 49, 57 , 59, 60, 61, 62, 64 TYIC 40 TYPR 67
INT1IC 40 INT2IC 40 INT3IC 40 INTEN 47 K KIEN 51 KUPIC 40 O	TCC1 50, 88 TCIC 40 TCSS 58 , 68, 76 TMO 88 TX 58 TXIC 40 TXMR 49, 57 , 59, 60, 61, 62, 64 TYIC 40 TYPR 67 TYSC 67
INT1IC 40 INT2IC 40 INT3IC 40 INTEN 47 K KIEN 51 KUPIC 40	TCC1 50, 88 TCIC 40 TCSS 58 , 68, 76 TM0 88 TX 58 TXIC 40 TXMR 49, 57 , 59, 60, 61, 62, 64 TYIC 40 TYPR 67

PD3 116

U

U0BRG 92 U0C0 93 U0C1 94 U0MR 93 U0RB 92 U0RB 92 U1BRG 92 U1BRG 92 U1C0 93 U1C1 94 U1MR 93 U1RB 92 U1RB 92 U1TB 92 UCON 94

W

 WDC
 55

 WDTR
 55

 WDTS
 55

REVISION HISTORY

R8C/10 Group Hardware Manual


Rev.	Date		Description
		Page	Summary
0.91	Sep 8, 2003		First edition issued
0.01	000 0, 2000		

RENESAS 16-BIT SINGLE-CHIP MICROCOMPUTER HARDWARE MANUAL R8C/10 Group

Publication Data : Rev.0.91 Sep 08, 2003 Published by : Sales Strategic Planning Div. Renesas Technology Corp.

© 2002, 2003. Renesas Technology Corp., All rights reserved. Printed in Japan.

R8C/10 Group Hardware Manual





RenesasTechnologyCorp. 2-6-2, Ote-machi, Chiyoda-ku, Tokyo, 100-0004, Japan