

16

R8C/11 Group

Hardware Manual

RENESAS 16-BIT SINGLE-CHIP MICROCOMPUTER
M16C FAMILY/R8C/Tiny SERIES

Preliminary

Before using this material, please visit our website to confirm that this is the most current document available.

Keep safety first in your circuit designs!

- Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
- Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (<http://www.renesas.com>).


- When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.

How to Use This Manual

This hardware manual provides detailed information on features in the R8C/11 Group microcomputer.

Users are expected to have basic knowledge of electric circuits, logical circuits and microcomputer.

Each register diagram contains bit functions with the following symbols and descriptions.



*1

Blank: Set to "0" or "1" according to your intended use

0: Set to "0"

1: Set to "1"

X: Nothing is assigned

*2

RW: Read and write

RO: Read only

WO: Write only

—: Nothing is assigned

*3

Terms to use here are explained as follows.

- Nothing is assigned

Nothing is assigned to the bit concerned. When write, set to "0" for new function in future plan.

- Reserved bit

Reserved bit. Set the specified value.

- Avoid this setting

The operation at having selected is not guaranteed.

- Function varies depending on each operation mode

Bit function varies depending on peripheral function mode.

Refer to register diagrams in each mode.

M16C Family Documents

Document	Contents
Short Sheet	Hardware overview
Data Sheet	Hardware overview and electrical characteristics
Hardware Manual	Hardware specifications (pin assignments, memory maps, specifications of peripheral functions, electrical characteristics, timing charts)
Software Manual	Detailed description about instructions and microcomputer performance by each instruction
Application Note	<ul style="list-style-type: none">• Application examples of peripheral functions• Sample programs• Introductory description about basic functions in M16C family• Programming method with the assembly and C languages

Table of Contents

SFR Page Reference

Chapter 1. Overview	1
1.1 Applications	1
1.2 Performance Outline	2
1.3 Block Diagram	3
1.4 Product Information	4
1.5 Pin Assignments	5
1.6 Pin Description	6
Chapter 2. Central Processing Unit (CPU)	7
2.1 Data Registers (R0, R1, R2 and R3)	7
2.2 Address Registers (A0 and A1)	8
2.3 Frame Base Register (FB)	8
2.4 Interrupt Table Register (INTB)	8
2.5 Program Counter (PC)	8
2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)	8
2.7 Static Base Register (SB)	8
2.8 Flag Register (FLG)	8
2.8.1 Carry Flag (C Flag)	8
2.8.2 Debug Flag (D Flag)	8
2.8.3 Zero Flag (Z Flag)	8
2.8.4 Sign Flag (S Flag)	8
2.8.5 Register Bank Select Flag (B Flag)	8
2.8.6 Overflow Flag (O Flag)	8
2.8.7 Interrupt Enable Flag (I Flag)	8
2.8.8 Stack Pointer Select Flag (U Flag)	8
2.8.9 Processor Interrupt Priority Level (IPL)	8
2.8.10 Reserved Area	8
Chapter 3. Memory	9
Chapter 4. Special Function Registers (SFR)	10
Chapter 5. Reset	14
5.1 Hardware Reset	14
5.1.1 Hardware Reset 1	14
5.1.2 Hardware Reset 2	17
5.1.3 Power-on Reset Function	18
5.2 Software Reset	19
5.3 Watchdog Timer Reset	19

5.4 Voltage Detection Circuit	20
5.4.1 Voltage Detection Interrupt	25
5.4.2 Get Out Of Stop Mode Due To The Voltage Detection Interrupt	27
Chapter 6. Clock Generating Circuit.....	28
6.1 Main Clock.....	33
6.2 Ring Oscillator Clock	34
6.2.1 Low-speed Ring Oscillator	34
6.2.2 High-speed Ring Oscillator	34
6.3 CPU Clock and Peripheral Function Clock	35
6.3.1 CPU Clock	35
6.3.2 Peripheral Function Clock (f1, f2, f8, f32, fAD, f1SIO, f8SIO, f32SIO, fRING, fRING128)	35
6.3.3 fRING and fRING128	35
6.3.4 fRING-fast	35
6.4 Power Control	36
6.4.1 Normal Operation Mode	36
6.4.2 Wait Mode	38
6.4.3 Stop Mode	39
6.5 Oscillation Stop Detection Function	42
6.5.1 How to Use Oscillation Stop Detection Function	42
Chapter 7. Protection	44
Chapter 8. Processor Mode	45
8.1 Types of Processor Mode	45
Chapter 9. Bus Control	46
Chapter 10. Interrupt	47
10.1 Interrupt Overview	47
10.1.1 Type of Interrupts	47
10.1.2 Software Interrupts	48
10.1.3 Hardware Interrupts	49
10.1.4 Interrupts and Interrupt Vector	50
10.1.5 Interrupt Control	52
10.2 $\overline{\text{INT}}$ Interrupt	60
10.2.1 $\overline{\text{INT0}}$ Interrupt	60
10.2.2 $\overline{\text{INT0}}$ Input Filter	61
10.2.3 $\overline{\text{INT1}}$ Interrupt and $\overline{\text{INT2}}$ Interrupt	62
10.2.4 $\overline{\text{INT3}}$ Interrupt	63
10.3 Key Input Interrupt	65
10.4 Address Match Interrupt	66
Chapter 11. Watchdog Timer	68
Chapter 12. Timers	70
12.1 Timer X	71

12.1.1 Timer Mode	73
12.1.2 Pulse Output Mode	74
12.1.3 Event Counter Mode	75
12.1.4 Pulse Width Measurement Mode	76
12.1.5 Pulse Period Measurement Mode	78
12.2 Timer Y	80
12.2.1 Timer Mode	83
12.2.2 Programmable Waveform Generation Mode	85
12.3 Timer Z	88
12.3.1 Timer Mode	91
12.3.2 Programmable Waveform Generation Mode	93
12.3.3 Programmable One-shot Generation Mode	95
12.3.4 Programmable Wait One-shot Generation Mode	98
12.4 Timer C	101
12.4.1 Input Capture Mode	105
12.4.2 Output Compare Mode	107
Chapter 13. Serial I/O	109
13.1 Clock Synchronous Serial I/O Mode	114
13.1.1 Polarity Select Function	117
13.1.2 LSB First/MSB First Select Function	117
13.1.3 Continuous Receive Mode	118
13.2 Clock Asynchronous Serial I/O (UART) Mode	119
13.2.1 Tx/D10/RxD1 Select Function (UART1)	122
13.2.2 Tx/D11 Select Function (UART1)	122
Chapter 14. A-D Converter	123
14.1 One-shot Mode	127
14.2 Repeat Mode	129
14.3 Sample and Hold	131
Chapter 15. Programmable I/O Ports	132
15.1 Description	132
15.2 Unassigned Pin Handling	140
Chapter 16. Electrical Characteristics	141
Chapter 17. Flash Memory Version	148
17.1 Overview	148
17.2 Memory Map	149
17.3 Functions To Prevent Flash Memory from Rewriting	150
17.3.1 ID Code Check Function	150
17.4 CPU Rewrite Mode	151
17.4.1 EW0 Mode	152
17.4.2 EW1 Mode	152

17.4.3 Software Commands	158
17.4.4 Status Register	162
17.4.5 Full Status Check	163
17.5 Standard Serial I/O Mode	165
17.5.1 ID Code Check Function	165
Chapter 18. On-chip Debugger	169
18.1 Address Match Interrupt	169
18.2 Single Step Interrupt	169
18.3 UART1	169
18.4 BRK Instruction	169
Chapter 19. Usage Notes	170
19.1 Stop Mode and Wait Mode	170
19.2 Interrupts	170
19.2.1 Reading Address 0000016	170
19.2.2 SP Setting	170
19.2.3 External Interrupt and Key Input Interrupt	170
19.2.4 Watchdog Timer Interrupt	170
19.2.5 Changing Interrupt Source	170
19.2.6 Changing Interrupt Control Register	172
19.3 Timers	173
19.3.1 Timers X, Y and Z	173
19.3.2 Timer X	173
19.3.3 Timer Z	173
19.3.4 Timer C	173
19.4 Serial I/O	174
19.5 A-D Converter	175
19.6 Flash Memory Version	176
19.6.1 CPU Rewrite Mode	176
19.7 Noise	178
Chapter 20. Usage Notes for On-chip Debugger	179
Appendix 1 Package Dimensions	180
Appendix 2 Connecting Examples for Serial Writer and On-chip Debugging Emulator	181
Register Index	183

R8C/11 Group Usage Note Reference Book

For the most current Usage Note Reference Book, please visit our website.

SFR Page Reference

Address	Register	Symbol	Page
0000 ₁₆			
0001 ₁₆			
0002 ₁₆			
0003 ₁₆			
0004 ₁₆	Processor mode register 0	PM0	45
0005 ₁₆	Processor mode register 1	PM1	45
0006 ₁₆	System clock control register 0	CM0	30
0007 ₁₆	System clock control register 1	CM1	30
0008 ₁₆	High-speed ring control register 0	HR0	32
0009 ₁₆	Address match interrupt enable register	AIER	67
000A ₁₆	Protect register	PRCR	44
000B ₁₆	High-speed ring control register 1	HR1	32
000C ₁₆	Oscillation stop detection register	OCD	31
000D ₁₆	Watchdog timer reset register	WDTR	69
000E ₁₆	Watchdog timer start register	WDTS	69
000F ₁₆	Watchdog timer control register	WDC	69
0010 ₁₆	Address match interrupt register 0	RMAD0	67
0011 ₁₆			
0012 ₁₆			
0013 ₁₆			
0014 ₁₆	Address match interrupt register 1	RMAD1	67
0015 ₁₆			
0016 ₁₆			
0017 ₁₆			
0018 ₁₆			
0019 ₁₆	Voltage detection register 1	VCR1	21
001A ₁₆	Voltage detection register 2	VCR2	21
001B ₁₆			
001C ₁₆			
001D ₁₆			
001E ₁₆	INT0 input filter select register	INT0F	60
001F ₁₆	Voltage detection interrupt register	D4INT	22
0020 ₁₆			
0021 ₁₆			
0022 ₁₆			
0023 ₁₆			
0024 ₁₆			
0025 ₁₆			
0026 ₁₆			
0027 ₁₆			
0028 ₁₆			
0029 ₁₆			
002A ₁₆			
002B ₁₆			
002C ₁₆			
002D ₁₆			
002E ₁₆			
002F ₁₆			
0030 ₁₆			
0031 ₁₆			
0032 ₁₆			
0033 ₁₆			
0034 ₁₆			
0035 ₁₆			
0036 ₁₆			
0037 ₁₆			
0038 ₁₆			
0039 ₁₆			
003A ₁₆			
003B ₁₆			
003C ₁₆			
003D ₁₆			
003E ₁₆			
003F ₁₆			

Address	Register	Symbol	Page
0040 ₁₆			
0041 ₁₆			
0042 ₁₆			
0043 ₁₆			
0044 ₁₆			
0045 ₁₆			
0046 ₁₆			
0047 ₁₆			
0048 ₁₆			
0049 ₁₆			
004A ₁₆			
004B ₁₆			
004C ₁₆			
004D ₁₆	Key input interrupt control register	KUPIC	53
004E ₁₆	A-D conversion interrupt control register	ADIC	53
004F ₁₆			
0050 ₁₆	Compare 2 interrupt control register	CMP2IC	53
0051 ₁₆	UART0 transmit interrupt control register	S0TIC	53
0052 ₁₆	UART0 receive interrupt control register	S0RIC	53
0053 ₁₆	UART1 transmit interrupt control register	S1TIC	53
0054 ₁₆	UART1 receive interrupt control register	S1RIC	53
0055 ₁₆	INT2 interrupt control register	INT2IC	53
0056 ₁₆	Timer X interrupt control register	TXIC	53
0057 ₁₆	Timer Y interrupt control register	TYIC	53
0058 ₁₆	Timer Z interrupt control register	TZIC	53
0059 ₁₆	INT1 interrupt control register	INT1IC	53
005A ₁₆	INT3 interrupt control register	INT3IC	53
005B ₁₆	Timer C interrupt control register	TCIC	53
005C ₁₆	Compare 1 interrupt control register	CMP1IC	53
005D ₁₆	INT0 interrupt control register	INT0IC	53
005E ₁₆			
005F ₁₆			
0060 ₁₆			
0061 ₁₆			
0062 ₁₆			
0063 ₁₆			
0064 ₁₆			
0065 ₁₆			
0066 ₁₆			
0067 ₁₆			
0068 ₁₆			
0069 ₁₆			
006A ₁₆			
006B ₁₆			
006C ₁₆			
006D ₁₆			
006E ₁₆			
006F ₁₆			
0070 ₁₆			
0071 ₁₆			
0072 ₁₆			
0073 ₁₆			
0074 ₁₆			
0075 ₁₆			
0076 ₁₆			
0077 ₁₆			
0078 ₁₆			
0079 ₁₆			
007A ₁₆			
007B ₁₆			
007C ₁₆			
007D ₁₆			
007E ₁₆			
007F ₁₆			

Blank columns are all reserved space. No use is allowed.

SFR Page Reference

Address	Register	Symbol	Page
0080 ₁₆	Timer Y, Z mode register	TYZMR	80/88
0081 ₁₆	Prescaler Y	PREY	81
0082 ₁₆	Timer Y secondary	TYSC	81
0083 ₁₆	Timer Y primary	TYPR	81
0084 ₁₆	Timer Y, Z waveform output control register	PUM	82/90
0085 ₁₆	Prescaler Z	PREZ	89
0086 ₁₆	Timer Z secondary	TZSC	89
0087 ₁₆	Timer Z primary	TZPR	89
0088 ₁₆			
0089 ₁₆			
008A ₁₆	Timer Y, Z output control register	TYZOC	81/89
008B ₁₆	Timer X mode register	TXMR	71
008C ₁₆	Prescaler X	PREX	72
008D ₁₆	Timer X register	TX	72
008E ₁₆	Count source set register	TCSS	72/82/90
008F ₁₆			
0090 ₁₆	Timer C register	TC	103
0091 ₁₆			
0092 ₁₆			
0093 ₁₆			
0094 ₁₆			
0095 ₁₆			
0096 ₁₆	External input enable register	INTEN	60
0097 ₁₆			
0098 ₁₆	Key input enable register	KIEN	65
0099 ₁₆			
009A ₁₆	Timer C control register 0	TCC0	103
009B ₁₆	Timer C control register 1	TCC1	104
009C ₁₆	Capture and compare 0 register	TM0	103
009D ₁₆			
009E ₁₆	Compare 1 register	TM1	103
009F ₁₆			
00A0 ₁₆	UART0 transmit/receive mode register	U0MR	112
00A1 ₁₆	UART0 bit rate generator	U0BRG	111
00A2 ₁₆	UART0 transmit buffer register	U0TB	111
00A3 ₁₆			
00A4 ₁₆	UART0 transmit/receive control register 0	U0C0	112
00A5 ₁₆	UART0 transmit/receive control register 1	U0C1	111
00A6 ₁₆	UART0 receive buffer register	U0RB	111
00A7 ₁₆			
00A8 ₁₆	UART1 transmit/receive mode register	U1MR	112
00A9 ₁₆	UART1 bit rate generator	U1BRG	111
00AA ₁₆	UART1 transmit buffer register	U1TB	111
00AB ₁₆			
00AC ₁₆	UART1 transmit/receive control register 0	U1C0	112
00AD ₁₆	UART1 transmit/receive control register 1	U1C1	113
00AE ₁₆	UART1 receive buffer register	U1RB	111
00AF ₁₆			
00B0 ₁₆	UART transmit/receive control register 2	UCON	113
00B1 ₁₆			
00B2 ₁₆			
00B3 ₁₆			
00B4 ₁₆			
00B5 ₁₆			
00B6 ₁₆			
00B7 ₁₆			
00B8 ₁₆			
00B9 ₁₆			
00BA ₁₆			
00BB ₁₆			
00BC ₁₆			
00BD ₁₆			
00BE ₁₆			
00BF ₁₆			

Address	Register	Symbol	Page
00C0 ₁₆	A-D register	AD	126
00C1 ₁₆			
00C2 ₁₆			
00C3 ₁₆			
00C4 ₁₆			
00C5 ₁₆			
00C6 ₁₆			
00C7 ₁₆			
00C8 ₁₆			
00C9 ₁₆			
00CA ₁₆			
00CB ₁₆			
00CC ₁₆			
00CD ₁₆			
00CE ₁₆			
00CF ₁₆			
00D0 ₁₆			
00D1 ₁₆			
00D2 ₁₆			
00D3 ₁₆			
00D4 ₁₆	A-D control register 2	ADCON2	126
00D5 ₁₆			
00D6 ₁₆	A-D control register 0	ADCON0	125
00D7 ₁₆	A-D control register 1	ADCON1	125
00D8 ₁₆			
00D9 ₁₆			
00DA ₁₆			
00DB ₁₆			
00DC ₁₆			
00DD ₁₆			
00DE ₁₆			
00DF ₁₆			
00E0 ₁₆	Port P0 register	P0	138
00E1 ₁₆	Port P1 register	P1	138
00E2 ₁₆	Port P0 direction register	PD0	138
00E3 ₁₆	Port P1 direction register	PD1	138
00E4 ₁₆			
00E5 ₁₆	Port P3 register	P3	138
00E6 ₁₆			
00E7 ₁₆	Port P3 direction register	PD3	138
00E8 ₁₆	Port P4 register	P4	138
00E9 ₁₆			
00EA ₁₆	Port P4 direction register	PD4	138
00EB ₁₆			
00EC ₁₆			
00ED ₁₆			
00EE ₁₆			
00EF ₁₆			
00F0 ₁₆			
00F1 ₁₆			
00F2 ₁₆			
00F3 ₁₆			
00F4 ₁₆			
00F5 ₁₆			
00F6 ₁₆			
00F7 ₁₆			
00F8 ₁₆			
00F9 ₁₆			
03FA ₁₆			
00FB ₁₆			
00FC ₁₆	Pull-up control register 0	PUR0	139
00FD ₁₆	Pull-up control register 1	PUR1	139
00FE ₁₆	Port P1 drivability control register	DRR	139
00FF ₁₆	Timer C output control register	TCOUT	104
01B3 ₁₆	Flash memory control register 4	FMR4	144
01B4 ₁₆			
01B5 ₁₆	Flash memory control register 1	FMR1	144
01B6 ₁₆			
01B7 ₁₆	Flash memory control register 0	FMR0	143

Blank columns are all reserved space. No use is allowed.

1. Overview

This MCU is built using the high-performance silicon gate CMOS process using a R8C/Tiny Series CPU core and is packaged in a 32-pin plastic molded LQFP. This MCU operates using sophisticated instructions featuring a high level of instruction efficiency. With 1M bytes of address space, it is capable of executing instructions at high speed.

1.1 Applications

Electric household appliance, office equipment, housing equipment (sensor, security), general industrial equipment, audio, etc.

Specifications written in this manual are believed to be accurate, but are not guaranteed to be entirely free of error. Specifications in this manual may be changed for functional or performance improvements. Please make sure your manual is the latest edition.

1.2 Performance Outline

Table 1.1. lists the performance outline of this MCU.

Table 1.1 Performance outline

Item		Performance
CPU	Number of basic instructions	89 instructions
	Shortest instruction execution time	50 ns ($f(X_{IN}) = 20$ MHz, $V_{CC} = 3.0$ to 5.5 V) 100 ns ($f(X_{IN}) = 10$ MHz, $V_{CC} = 2.7$ to 5.5 V)
	Operating mode	Single-chip
	Address space	1M bytes
	Memory capacity	See Table 1.2.
Peripheral function	Interrupt	Internal: 10 sources, External: 5 sources, Software: 4 sources, Priority level: 7 levels
	Watchdog timer	15 bits x 1 (with prescaler)
	Timer	Timer X: 8 bits x 1 channel, Timer Y: 8 bits x 1 channel, Timer Z: 8 bits x 1 channel (Each timer equipped with 8-bit prescaler) Timer C: 16 bits x 1 channel Circuits of input capture and output compare.
	Serial I/O	•1 channel Clock synchronous, UART •1 channel UART
	A-D converter	10-bit A-D converter: 1 circuit, 12 channels
	Clock generation circuit	2 circuits •Main clock generation circuit (Equipped with a built-in feedback resistor) •Ring oscillator (high speed, low speed) On High-speed ring oscillator the frequency adjustment function is usable.
	Oscillation stop detection function	Stop detection of main clock oscillation
	Voltage detection circuit	Included
	Power on reset circuit	Included
	Port	Input/Output: 22 (including LED drive port), Input: 2 (LED drive I/O port: 8, max. 20 mA)
Electrical characteristics	Power supply voltage	$V_{CC} = 3.0$ to 5.5 V ($f(X_{IN}) = 20$ MHz) $V_{CC} = 2.7$ to 5.5 V ($f(X_{IN}) = 10$ MHz)
	Power consumption	TBD ($V_{CC} = 5.0$ V, ($f(X_{IN}) = 20$ MHz) TBD ($V_{CC} = 3.0$ V, ($f(X_{IN}) = 10$ MHz) TBD ($V_{CC} = 3.0$ V, Wait mode) TBD ($V_{CC} = 3.0$ V, Stop mode)
	Flash memory	Program/erase voltage
	Flash memory	Number of program/erase
Operating ambient temperature	-20 to 85 °C -40 to 85 °C (option)	
Package	32-pin plastic mold LQFP	

Option: If you require this option, please specify so.

1.3 Block Diagram

Figure 1.1 shows this MCU block diagram.




Figure 1.1 Block Diagram

1.4 Product Information

Table 1.2 lists the products.

Table 1.2 Product List

As of September 2003

Type No.		ROM capacity	RAM capacity	Package type	Remarks
R5F21112FP	**	8K bytes	512 bytes	32P6U-A	Flash memory version
R5F21113FP	**	12K bytes	768 bytes	32P6U-A	
R5F21114FP	**	16K bytes	1K bytes	32P6U-A	
R5F21112DFP	**	8K bytes	512 bytes	32P6U-A	D version
R5F21113DFP	**	12K bytes	768 bytes	32P6U-A	
R5F21114DFP	**	16K bytes	1K bytes	32P6U-A	

** : Under development




Figure 1.2 Type No., Memory Size, and Package

1.5 Pin Assignments

Figure 1.3 shows the pin configuration (top view).




Figure 1.3 Pin Configuration (Top View)

1.6 Pin Description

Table 1.3 shows the pin description

Table 1.3 Pin description

Signal name	Pin name	I/O type	Function
Power supply input	Vcc, Vss	Input	Apply 2.7 V to 5.5 V to the Vcc pin. Apply 0 V to the Vss pin.
IVcc	IVcc	Output	Connect this pin to Vss via a capacitor (0.1 μ F).
Analog power supply input	AVcc, AVss	Input	These are power supply input pins for A-D converter. Connect the AVss pin to Vss. Connect a capacitor between pins AVcc and AVss.
Reset input	RESET	Input	"L" on this input resets the MCU.
CNVss	CNVss	Input	Connect this pin to Vss via a resistor (approximately 5 k Ω).
MODE	MODE	Input	Connect this pin to Vcc via a resistor (approximately 5 k Ω).
Main clock input	XIN	Input	These pins are provided for the main clock generating circuit input/output. Connect a ceramic resonator or a crystal oscillator between the XIN and XOUT pins. To use an externally derived clock, input it to the XIN pin and leave the XOUT pin open.
Main clock output	XOUT	Output	
INT interrupt input	INT ₀ to INT ₃	Input	These are INT interrupt input pins.
Key input interrupt input	KI ₀ to KI ₃	Input	These are key input interrupt input pins.
Timer X	CNTR ₀	Input/Output	This is the timer X I/O pin.
	CNTR ₀	Output	This is the timer X output pin.
Timer Y	CNTR ₁	Input/Output	This is the timer Y I/O pin.
Timer Z	TZOUT	Output	This is the timer Z output pin.
Timer C	TCIN	Input	This is the timer C input pin.
	CMP ₀₀ to CMP ₀₃ , CMP ₁₀ to CMP ₁₃	Output	These are the timer C output pins.
Serial interface	CLK ₀	Input/Output	This is a transfer clock I/O pin.
	RxD ₀ , RxD ₁	Input	These are serial data input pins.
	TxD ₀ , TxD ₁₀ , TxD ₁₁	Output	These are serial data output pins.
Reference voltage input	VREF	Input	This is a reference voltage input pin for A-D converter.
A-D converter	AN ₀ to AN ₁₁	Input	These are analog input pins for A-D converter.
I/O port	P ₀₀ to P ₀₇ , P ₁₀ to P ₁₇ , P ₃₀ to P ₃₃ , P ₃₇ , P ₄₅	Input/Output	These are 8-bit CMOS I/O ports. Each port has an input/output select direction register, allowing each pin in that port to be directed for input or output individually. Any port set to input can select whether to use a pull-up resistor or not by program. P ₁₀ to P ₁₇ also function as LED drive ports.
Input port	P ₄₆ , P ₄₇	Input	These are input only pins.

2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU registers. The CPU has 13 registers. Of these, R0, R1, R2, R3, A0, A1 and FB comprise a register bank. There are two register banks.




Figure 2.1 Central Processing Unit Register

2.1 Data Registers (R0, R1, R2 and R3)

The R0 register consists of 16 bits, and is used mainly for transfers and arithmetic/logic operations. R1 to R3 are the same as R0.

The R0 register can be separated between high (R0H) and low (R0L) for use as two 8-bit data registers. R1H and R1L are the same as R0H and R0L. Conversely, R2 and R0 can be combined for use as a 32-bit data register (R2R0). R3R1 is the same as R2R0.

2.2 Address Registers (A0 and A1)

The register A0 consists of 16 bits, and is used for address register indirect addressing and address register relative addressing. They also are used for transfers and logic/logic operations. A1 is the same as A0.

In some instructions, registers A1 and A0 can be combined for use as a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is configured with 16 bits, and is used for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is configured with 20 bits, indicating the start address of an interrupt vector table.

2.5 Program Counter (PC)

PC is configured with 20 bits, indicating the address of an instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

Stack pointer (SP) comes in two types: USP and ISP, each configured with 16 bits.

Your desired type of stack pointer (USP or ISP) can be selected by the U flag of FLG.

2.7 Static Base Register (SB)

SB is configured with 16 bits, and is used for SB relative addressing.

2.8 Flag Register (FLG)

FLG consists of 11 bits, indicating the CPU status.

2.8.1 Carry Flag (C Flag)

This flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic/logic unit.

2.8.2 Debug Flag (D Flag)

The D flag is used exclusively for debugging purpose. During normal use, it must be set to "0".

2.8.3 Zero Flag (Z Flag)

This flag is set to "1" when an arithmetic operation resulted in 0; otherwise, it is "0".

2.8.4 Sign Flag (S Flag)

This flag is set to "1" when an arithmetic operation resulted in a negative value; otherwise, it is "0".

2.8.5 Register Bank Select Flag (B Flag)

Register bank 0 is selected when this flag is "0"; register bank 1 is selected when this flag is "1".

2.8.6 Overflow Flag (O Flag)

This flag is set to "1" when the operation resulted in an overflow; otherwise, it is "0".

2.8.7 Interrupt Enable Flag (I Flag)

This flag enables a maskable interrupt.

Maskable interrupts are disabled when the I flag is "0", and are enabled when the I flag is "1". The I flag is cleared to "0" when the interrupt request is accepted.

2.8.8 Stack Pointer Select Flag (U Flag)

ISP is selected when the U flag is "0"; USP is selected when the U flag is "1".

The U flag is cleared to "0" when a hardware interrupt request is accepted or an INT instruction for software interrupt Nos. 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is configured with three bits, for specification of up to eight processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has priority greater than IPL, the interrupt is enabled.

2.8.10 Reserved Area

When write to this bit, write "0". When read, its content is indeterminate.

3. Memory

Figure 3.1 is a memory map of this MCU. The address space extends the 1M bytes from address 00000₁₆ to FFFFF₁₆.

The internal ROM is allocated in a lower address direction beginning with address 0FFFF₁₆. For example, a 16-Kbyte internal ROM is allocated to the addresses from 0C000₁₆ to 0FFFF₁₆.

The fixed interrupt vector table is allocated to the addresses from 0FFDC₁₆ to 0FFFF₁₆. Therefore, store the start address of each interrupt routine here.

The internal RAM is allocated in an upper address direction beginning with address 00400₁₆. For example, a 1-Kbyte internal RAM is allocated to the addresses from 00400₁₆ to 007FF₁₆. In addition to storing data, the internal RAM also stores the stack used when calling subroutines and when interrupts are generated. Special function registers (SFR) are allocated to the addresses from 00000₁₆ to 002FF₁₆. Peripheral function control registers are located here. Of the SFR, any space which has no functions allocated is reserved for future use and cannot be used by users.




Figure 3.1 Memory Map

4. Special Function Register (SFR)

Address	Register	Symbol	After reset
0000 ₁₆			
0001 ₁₆			
0002 ₁₆			
0003 ₁₆			
0004 ₁₆	Processor mode register 0 ¹	PM0	00 ₁₆
0005 ₁₆	Processor mode register 1	PM1	00 ₁₆
0006 ₁₆	System clock control register 0	CM0	01101000 ₂
0007 ₁₆	System clock control register 1	CM1	00100000 ₂
0008 ₁₆	High-speed ring control register 0	HR0	00 ₁₆
0009 ₁₆	Address match interrupt enable register	AIER	XXXXXX00 ₂
000A ₁₆	Protect register	PRCR	00XXX000 ₂
000B ₁₆	High-speed ring control register 1	HR1	40 ₁₆
000C ₁₆	Oscillation stop detection register	OSD	00000100 ₂
000D ₁₆	Watchdog timer reset register	WDTR	XX ₁₆
000E ₁₆	Watchdog timer start register	WDTS	XX ₁₆
000F ₁₆	Watchdog timer control register	WDC	000XXXXX ₂
0010 ₁₆	Address match interrupt register 0	RMAD0	00 ₁₆
0011 ₁₆			00 ₁₆
0012 ₁₆			X0 ₁₆
0013 ₁₆			
0014 ₁₆	Address match interrupt register 1	RMAD1	00 ₁₆
0015 ₁₆			00 ₁₆
0016 ₁₆			X0 ₁₆
0017 ₁₆			
0018 ₁₆			
0019 ₁₆	Voltage detection register 1 ²	VCR1	00 ₁₆
001A ₁₆	Voltage detection register 2 ²	VCR2	10000000 ₁₆
001B ₁₆			
001C ₁₆			
001D ₁₆			
001E ₁₆	INT0 input filter select register	INT0F	XXXXXX00 ₂
001F ₁₆	Voltage detection interrupt register 2 ²	D4INT	00 ₁₆ ³
0020 ₁₆			
0021 ₁₆			
0022 ₁₆			
0023 ₁₆			
0024 ₁₆			
0025 ₁₆			
0026 ₁₆			
0027 ₁₆			
0028 ₁₆			
0029 ₁₆			
002A ₁₆			
002B ₁₆			
002C ₁₆			
002D ₁₆			
002E ₁₆			
002F ₁₆			
0030 ₁₆			
0031 ₁₆			
0032 ₁₆			
0033 ₁₆			
0034 ₁₆			
0035 ₁₆			
0036 ₁₆			
0037 ₁₆			
0038 ₁₆			
0039 ₁₆			
003A ₁₆			
003B ₁₆			
003C ₁₆			
003D ₁₆			
003E ₁₆			
003F ₁₆			

01000001₂ ⁴

X : Undefined

Blank columns are all reserved space. No access is allowed.

Notes:

1. Software reset or the watchdog timer reset does not affect bits 0 to 1 of PM0 register.
2. Software reset or the watchdog timer reset does not affect this register.
3. Owing to Reset input.
4. In the case of RESET pin = "H" retaining.

Address	Register	Symbol	After reset
0040 ₁₆			
0041 ₁₆			
0042 ₁₆			
0043 ₁₆			
0044 ₁₆			
0045 ₁₆			
0046 ₁₆			
0047 ₁₆			
0048 ₁₆			
0049 ₁₆			
004A ₁₆			
004B ₁₆			
004C ₁₆			
004D ₁₆	Key input interrupt control register	KUPIC	XXXXX0002
004E ₁₆	A-D conversion interrupt control register	ADIC	XXXXX0002
004F ₁₆			
0050 ₁₆	Compare 2 interrupt control register	CMP2IC	XXXXX0002
0051 ₁₆	UART0 transmit interrupt control register	S0TIC	XXXXX0002
0052 ₁₆	UART0 receive interrupt control register	S0RIC	XXXXX0002
0053 ₁₆	UART1 transmit interrupt control register	S1TIC	XXXXX0002
0054 ₁₆	UART1 receive interrupt control register	S1RIC	XXXXX0002
0055 ₁₆	INT2 interrupt control register	INT2IC	XXXXX0002
0056 ₁₆	Timer X interrupt control register	TXIC	XXXXX0002
0057 ₁₆	Timer Y interrupt control register	TYIC	XXXXX0002
0058 ₁₆	Timer Z interrupt control register	TZIC	XXXXX0002
0059 ₁₆	INT1 interrupt control register	INT1IC	XXXXX0002
005A ₁₆	INT3 interrupt control register	INT3IC	XXXXX0002
005B ₁₆	Timer C interrupt control register	TCIC	XXXXX0002
005C ₁₆	Compare 1 interrupt control register	CMP1IC	XXXXX0002
005D ₁₆	INT0 interrupt control register	INT0IC	XX00X0002
005E ₁₆			
005F ₁₆			
0060 ₁₆			
0061 ₁₆			
0062 ₁₆			
0063 ₁₆			
0064 ₁₆			
0065 ₁₆			
0066 ₁₆			
0067 ₁₆			
0068 ₁₆			
0069 ₁₆			
006A ₁₆			
006B ₁₆			
006C ₁₆			
006D ₁₆			
006E ₁₆			
006F ₁₆			
0070 ₁₆			
0071 ₁₆			
0072 ₁₆			
0073 ₁₆			
0074 ₁₆			
0075 ₁₆			
0076 ₁₆			
0077 ₁₆			
0078 ₁₆			
0079 ₁₆			
007A ₁₆			
007B ₁₆			
007C ₁₆			
007D ₁₆			
007E ₁₆			
007F ₁₆			

X : Undefined
 Blank columns are all reserved space. No access is allowed.

Address	Register	Symbol	After reset
0080 ₁₆	Timer Y, Z mode register	TYZMR	0016
0081 ₁₆	Prescaler Y	PREY	FF16
0082 ₁₆	Timer Y secondary	TYSC	FF16
0083 ₁₆	Timer Y primary	TYPY	FF16
0084 ₁₆	Timer Y, Z waveform output control register	PUM	0016
0085 ₁₆	Prescaler Z	PREZ	FF16
0086 ₁₆	Timer Z secondary	TZSC	FF16
0087 ₁₆	Timer Z primary	TZPR	FF16
0088 ₁₆			
0089 ₁₆			
008A ₁₆	Timer Y, Z output control register	TYZOC	0016
008B ₁₆	Timer X mode register	TXMR	0016
008C ₁₆	Prescaler X	PREX	FF16
008D ₁₆	Timer X register	TX	FF16
008E ₁₆	Count source set register	TCSS	0016
008F ₁₆			
0090 ₁₆	Timer C register	TC	0016
0091 ₁₆			0016
0092 ₁₆			
0093 ₁₆			
0094 ₁₆			
0095 ₁₆			
0096 ₁₆	External input enable register	INTEN	0016
0097 ₁₆			
0098 ₁₆	Key input enable register	KIEN	0016
0099 ₁₆			
009A ₁₆	Timer C control register 0	TCC0	0016
009B ₁₆	Timer C control register 1	TCC1	0016
009C ₁₆	Capture, compare 0 register	TM0	XX16
009D ₁₆			XX16
009E ₁₆	Compare 1 register	TM1	XX16
009F ₁₆			XX16
00A0 ₁₆	UART0 transmit/receive mode register	U0MR	0016
00A1 ₁₆	UART0 bit rate generator	U0BRG	XX16
00A2 ₁₆	UART0 transmit buffer register	U0TB	XX16
00A3 ₁₆			XX16
00A4 ₁₆	UART0 transmit/receive control register 0	U0C0	000010002
00A5 ₁₆	UART0 transmit/receive control register 1	U0C1	000000102
00A6 ₁₆	UART0 receive buffer register	U0RB	XX16
00A7 ₁₆			XX16
00A8 ₁₆	UART1 transmit/receive mode register	U1MR	0016
00A9 ₁₆	UART1 bit rate generator	U1BRG	XX16
00AA ₁₆	UART1 transmit buffer register	U1TB	XX16
00AB ₁₆			XX16
00AC ₁₆	UART1 transmit/receive control register 0	U1C0	000010002
00AD ₁₆	UART1 transmit/receive control register 1	U1C1	000000102
00AE ₁₆	UART1 receive buffer register	U1RB	XX16
00AF ₁₆			XX16
00B0 ₁₆	UART transmit/receive control register 2	UON	0016
00B1 ₁₆			
00B2 ₁₆			
00B3 ₁₆			
00B4 ₁₆			
00B5 ₁₆			
00B6 ₁₆			
00B7 ₁₆			
00B8 ₁₆			
00B9 ₁₆			
00BA ₁₆			
00BB ₁₆			
00BC ₁₆			
00BD ₁₆			
00BE ₁₆			
00BF ₁₆			

X : Undefined
 Blank columns are all reserved space. No access is allowed.

Address	Register	Symbol	After reset
00C0 ₁₆	A-D register	AD	XX ₁₆
00C1 ₁₆			XX ₁₆
00C2 ₁₆			
00C3 ₁₆			
00C4 ₁₆			
00C5 ₁₆			
00C6 ₁₆			
00C7 ₁₆			
00C8 ₁₆			
00C9 ₁₆			
00CA ₁₆			
00CB ₁₆			
00CC ₁₆			
00CD ₁₆			
00CE ₁₆			
00CF ₁₆			
00D0 ₁₆			
00D1 ₁₆			
00D2 ₁₆			
00D3 ₁₆			
00D4 ₁₆	A-D control register 2	ADCON2	00 ₁₆
00D5 ₁₆			
00D6 ₁₆	A-D control register 0	ADCON0	00000XX ₂
00D7 ₁₆	A-D control register 1	ADCON1	00 ₁₆
00D8 ₁₆			
00D9 ₁₆			
00DA ₁₆			
00DB ₁₆			
00DC ₁₆			
00DD ₁₆			
00DE ₁₆			
00DF ₁₆			
00E0 ₁₆	Port P0 register	P0	XX ₁₆
00E1 ₁₆	Port P1 register	P1	XX ₁₆
00E2 ₁₆	Port P0 direction register	PD0	00 ₁₆
00E3 ₁₆	Port P1 direction register	PD1	00 ₁₆
00E4 ₁₆			
00E5 ₁₆	Port P3 register	P3	XX ₁₆
00E6 ₁₆			
00E7 ₁₆	Port P3 direction register	PD3	00 ₁₆
00E8 ₁₆	Port P4 register	P4	XX ₁₆
00E9 ₁₆			
00EA ₁₆	Port P4 direction register	PD4	00 ₁₆
00EB ₁₆			
00EC ₁₆			
00ED ₁₆			
00EE ₁₆			
00EF ₁₆			
00F0 ₁₆			
00F1 ₁₆			
00F2 ₁₆			
00F3 ₁₆			
00F4 ₁₆			
00F5 ₁₆			
00F6 ₁₆			
00F7 ₁₆			
00F8 ₁₆			
00F9 ₁₆			
03FA ₁₆			
00FB ₁₆			
00FC ₁₆	Pull-up control register 0	PUR0	00XX0000 ₂
00FD ₁₆	Pull-up control register 1	PUR1	XXXXXX0X ₂
00FE ₁₆	Port P1 drivability control register	DRR	00 ₁₆
00FF ₁₆	Timer C output control register	TCOUT	00 ₁₆
~ ~ ~ ~ ~			
01B3 ₁₆	Flash memory control register 4	FMR4	0100000X ₂
01B4 ₁₆			
01B5 ₁₆	Flash memory control register 1	FMR1	0100XX0X ₂
01B6 ₁₆			
01B7 ₁₆	Flash memory control register 0	FMR0	XX000001 ₂

X : Undefined
 Blank columns are all reserved space. No access is allowed.

5. Reset

There are three types of resets: a hardware reset, a software reset, and an watchdog timer reset.

5.1 Hardware Reset

There are three kinds of hardware reset: hardware reset 1, hardware reset 2, and power-on reset.

5.1.1 Hardware Reset 1

A reset is applied using the $\overline{\text{RESET}}$ pin. When an “L” signal is applied to the $\overline{\text{RESET}}$ pin while the power supply voltage is within the recommended operating condition, the pins are initialized (see Table 5.1 “Pin Status When $\overline{\text{RESET}}$ Pin Level is ‘L’”). When the input level at the $\overline{\text{RESET}}$ pin is released from “L” to “H”, the CPU and SFR are initialized, and the program is executed starting from the address indicated by the reset vector. Figure 5.1 shows the CPU register status after reset and figure 5.2 shows the reset sequence. The internal RAM is not initialized. If the $\overline{\text{RESET}}$ pin is pulled “L” while writing to the internal RAM, the internal RAM becomes indeterminate. Figures 5.3 to 5.4 show the reset circuit example using the hardware reset 1. Refer to Chapter 4, “Special Function Register (SFR)” for the status of SFR after reset.

- When the power supply is stable
 - (1) Apply an “L” signal to the $\overline{\text{RESET}}$ pin.
 - (2) Wait 500 μs .
 - (3) Apply an “H” signal to the $\overline{\text{RESET}}$ pin.

- Power on
 - (1) Apply an “L” signal to the $\overline{\text{RESET}}$ pin.
 - (2) Let the power supply voltage increase until it meets the recommended operating condition.
 - (3) Wait $t_d(\text{P-R})$ or more until the internal power supply stabilizes.
 - (4) Wait 500 μs .
 - (5) Apply an “H” signal to the $\overline{\text{RESET}}$ pin.

detection circuit monitors the voltage supplied to the Vcc pin.

Table 5.1 Pin Status When $\overline{\text{RESET}}$ Pin Level is “L”

Pin name	Status
P0	Input port
P1	Input port
P30 to P33, P37	Input port
P45 to P47	Input port




Figure 5.1 CPU Register Status After Reset




Figure 5.2 Reset Sequence




Figure 5.3 Example Reset Circuit Using The Hardware Reset 1




Figure 5.4 Example Reset Circuit Using The Hardware Reset 1 (Voltage Check Circuit)

5.1.2 Hardware Reset 2

The microcomputer is reset when the voltage at the VCC input pin drops below Vdet if all of the following conditions hold true.

- The VC27 bit in the VCR2 register is set to “1” (voltage detection circuit enabled)
- The D40 bit in the D4INT register is set to “1” (voltage detection interrupt enabled)
- The D46 bit in the D4INT register is set to “1” (hardware reset 2 when going through Vdet)

Conversely, when the input voltage at the VCC pin rises to Vdet or more, the pins, CPU, and SFR are initialized, and the program is executed starting from the address indicated by the reset vector. The initialized pins and registers and the status thereof are the same as in hardware reset 1. Refer to Section 5.4 “Voltage Detection Circuit.”

5.1.3 Power-on Reset Function

The power-on reset is the function which can reset the microcomputer without the external reset circuit. The $\overline{\text{RESET}}$ pin should be connected to the VCC pin via about 5 k Ω pull-up resistance using the power-on reset function, the function turns to active.

When the input voltage at the VCC pin reaches to the Vdet level, count operation of the low-speed ring oscillator clock starts. When the operation counts the low-speed ring oscillator clock for 32 times, the microcomputer has its pins, CPU, and SFR initialized. Then the program is executed starting from the address indicated by the reset vector. The initialized pins and registers and the status thereof are the same as in hardware reset 1.

- The D40 bit in the D4INT register turns to "1" automatically (voltage detection interrupt enabled)
- The D46 bit in the D4INT register turns to "1" automatically (hardware reset 2 when going through Vdet)

Additionally, the hardware reset 2 turns to active after the power-on reset. This is because the VC27 bit in the VCR2 register is set to "1" (voltage detection circuit enabled) after the power-on reset same as the hardware reset 1, so that hardware reset 2 active conditions are all satisfied including above D40 and D46 bit conditions.

Figure 5.5 shows the power-on reset circuit. Figure 5.6 shows the power-on reset operation.




Figure 5.5 Power-on Reset Circuit




Figure 5.6 Power-on Reset Operation

5.2 Software Reset

When the PM03 bit in the PM0 register is set to “1” (microcomputer reset), the microcomputer has its pins, CPU, and SFR initialized. Then the program is executed starting from the address indicated by the reset vector.

Some SFRs are not initialized by the software reset. Refer to Chapter 4, “SFR.”

5.3 Watchdog Timer Reset

Where the PM12 bit in the PM1 register is “1” (reset when watchdog timer underflows), the microcomputer initializes its pins, CPU and SFR if the watchdog timer underflows. Then the program is executed starting from the address indicated by the reset vector.

Some SFRs are not initialized by the watchdog timer reset. Refer to Chapter 4, “SFR.”

5.4 Voltage Detection Circuit

The voltage detection circuit has a circuit to monitor the input voltage at the VCC pin with Vdet. Besides the program, the hardware reset 2 and voltage detection interrupt can be used to check the input voltage at the VCC pin.

Figure 5.7 shows the voltage detection circuit. Figure 5.8 shows VCR1 and VCR2 registers. Figure 5.9 shows the D4INT register. Figure 5.10 shows an operation example of the voltage detection circuit. Figure 5.11 to 5.12 show the operation example of the voltage detection circuit to get out of stop mode.




Figure 5.7 Voltage Detection Circuit Block




Figure 5.8 VCR1 Register and VCR2 Register




Figure 5.9 D4INT Register




Figure 5.10 Operation Example of Voltage Detection Circuit




Figure 5.11 Operation Example of Voltage Detection Circuit in use to get out of stop mode (1)




Figure 5.12 Operation Example of Voltage Detection Circuit in use to get out of stop mode (2)

5.4.1 Voltage Detection Interrupt

Figure 5.13 shows the block diagram of voltage detection interrupt generation circuit.

Refer to 5.4.2, "Exiting Stop Mode on a Voltage Detection Circuit" for Getting out of stop mode due to the voltage detection interrupt.

A voltage detection interrupt is generated when the input voltage at the VCC pin rises to Vdet or more or drops below Vdet if all of the following conditions hold true in normal operation mode and wait mode.

- The VC27 bit in the VCR2 register is set to "1" (voltage detection circuit enabled)
- The D40 bit in the D4INT register is set to "1" (voltage detection interrupt enabled)
- The D46 bit in the D4INT register is set "0" (voltage detection interrupt selected)

To use the voltage detection interrupt, set the CM14 bit in the CM1 register to "0" (low-ring oscillator). Figure 5.14 shows an operation example of voltage detection interrupt generation circuit.

The voltage detection interrupt shares the interrupt vector with the watchdog timer interrupt and oscillation stop detection interrupt.

The D42 bit in the D4INT register becomes "1" when passing through Vdet is detected after the voltage inputted to the VCC pin is up or down.

A voltage detection interrupt request is generated when the D42 bit changes state from "0" to "1". The D42 bit needs to be set to "0" in a program.

Table 5.2 lists the voltage detection interrupt request generation conditions.

It takes 4 cycles of sampling clock until the D42 bit is set to "1" since the voltage which inputs to Vcc pin passes Vdet.

It is possible to set the sampling clock detecting that the voltage applied to the VCC pin has passed through Vdet with the DF0 to DF1 bits in the D4INT register.

Table 5.2 Voltage Detection Interrupt Request Generation Conditions

Operation mode	VC27 bit	D40 bit	D41 bit	D42 bit	D46 bit	VC13 bit	CM14 bit
Normal operation mode ¹	1	1	0 or 1	0	0	From 0 to 1 ²	0
						From 1 to 0 ²	
Wait mode	1	1	0 or 1	0	0	From 0 to 1 ²	0
						From 1 to 0 ²	

Notes:

1. The status except the wait mode and stop mode is handled as the normal mode. (Refer to Chapter 6, "Clock Generation Circuit.")
2. Refer to Figure 5.14, "Operation Example of Voltage Detection Interrupt Generation Circuit" for interrupt generation timing.




Figure 5.13 Operation Detection Interrupt Generation Block




Figure 5.14 Voltage Detection Interrupt Generation Circuit Operation Example

5.4.2 Exiting Stop Mode on a Voltage Detection Interrupt

A voltage detection interrupt is generated when the input voltage at the VCC pin rises to Vdet or more or drops below Vdet if all of the following conditions hold true in stop mode.

- The VC27 bit in the VCR2 register is set to "1" (voltage detection circuit enabled)
- The D40 bit in the D4INT register is set to "1" (voltage detection interrupt enabled)
- The D41 bit in the D4INT register is set to "1" (voltage detection used to get out of stop mode)
- The D46 bit in the D4INT register is set "0" (voltage detection interrupt selected)

To use the voltage detection interrupt, set the CM14 bit in the CM1 register to "0" (low-ring oscillator). The voltage detection interrupt shares the interrupt vector with the watchdog timer interrupt and oscillation stop detection interrupt.

The D42 bit in the D4INT register becomes "1" when passing through Vdet is detected after the voltage inputted to the VCC pin is up or down.

A voltage detection interrupt request is generated when the D42 bit changes state from "0" to "1". The D42 bit needs to be set to "0" in a program.

Table 5.3 lists the voltage detection interrupt request generation conditions in use to get out of stop mode.

Table 5.3 Voltage Detection Interrupt Request Generation Conditions in use to get out of stop mode

Operation mode	VC27 bit	D40 bit	D41 bit	D42 bit	D46 bit	D47 bit	VC13 bit	CM14 bit
Stop mode	1	1	1	1	0	0 or 1	From 0 to 1	0
							From 1 to 0	

Notes:

1. The status except the wait mode and stop mode is handled as the normal mode. (Refer to Chapter 6, "Clock Generation Circuit.")
2. Refer to Figure 5.14, "Operation Example of Voltage Detection Interrupt Generation Circuit" for interrupt generation timing.

6. Clock Generation Circuit

The clock generation circuit contains two oscillator circuits as follows:

- Main clock oscillation circuit
- Ring oscillator (oscillation stop detect function)

Table 6.1 lists the clock generation circuit specifications. Figure 6.1 shows the clock generation circuit. Figures 6.2 and 6.4 show the clock-related registers.

Table 6.1 Clock Generation Circuit Specifications

Item	Main clock oscillation circuit	Ring oscillator	
		High-speed ring oscillator	Low-speed ring oscillator
Use of clock	<ul style="list-style-type: none"> • CPU clock source • Peripheral function clock source 	<ul style="list-style-type: none"> • CPU clock source • Peripheral function clock source • CPU and peripheral function clock sources when the main clock stops oscillating 	<ul style="list-style-type: none"> • CPU clock source • Peripheral function clock source • CPU and peripheral function clock sources when the main clock stops oscillating
Clock frequency	0 to 20 MHz	Approx. 8 MHz	Approx. 125 kHz
Usable oscillator	<ul style="list-style-type: none"> • Ceramic oscillator • Crystal oscillator 	_____	_____
Pins to connect oscillator	XIN, XOUT ¹	Note ¹	Note ¹
Oscillation stop, restart function	Present	Present	Present
Oscillator status after reset	Stopped	Stopped	Oscillating
Other	Externally derived clock can be input	_____	_____

Notes:

1. Can be used as P46 and P47 when the ring oscillator clock is used for CPU clock while the main clock oscillation circuit is not used.




Figure 6.1 Clock Generation Circuit




Figure 6.2 CM0 Register and CM1 Register




Figure 6.3 OCD Register




Figure 6.4 HR0 Register and HR1 Register

The following describes the clocks generated by the clock generation circuit.

6.1 Main Clock

This clock is supplied by a main clock oscillation circuit. This clock is used as the clock source for the CPU and peripheral function clocks. The main clock oscillator circuit is configured by connecting a resonator between the XIN and XOUT pins. The main clock oscillator circuit contains a feedback resistor, which is disconnected from the oscillator circuit during stop mode in order to reduce the amount of power consumed in the chip. The main clock oscillator circuit may also be configured by feeding an externally generated clock to the XIN pin. Figure 6.5 shows examples of main clock connection circuit. After reset, the main clock is turned off.

The main clock starts oscillating when the CM05 bit in the CM0 register is set to "0" (main clock on) after setting the CM13 bit in the CM1 register to "1" (XIN- XOUT pin).

To use the main clock for the CPU clock, set the OCD2 bit in the OCD register to "0" (selecting main clock) after the main clock becomes oscillating stably.

The power consumption can be reduced by setting the CM05 bit in the CM0 register to "1" (main clock off) if the OCD2 bit is set to "1" (selecting ring oscillator clock).

Note that if an externally generated clock is fed into the XIN pin, the main clock cannot be turned off by setting the CM05 bit to "1". If necessary, use an external circuit to turn off the clock.

During stop mode, all clocks including the main clock are turned off. Refer to Section 6.4, "Power Control."




Figure 6.5 Examples of Main Clock Connection Circuit

6.2 Ring Oscillator Clock

This clock is supplied by a ring oscillator. There are two kinds of ring oscillator: high-speed ring oscillator and low-speed ring oscillator. These oscillators are selected by the bit HR01 bit in the HR0 register.

6.2.1 Low-speed Ring Oscillator

The clock derived from the low-speed ring oscillator is used as the clock source for the CPU clock, peripheral function clock, fRING, fRING128 and fRING-S.

After reset, the ring oscillator clock derived from low-speed ring oscillator by divided by 8 is selected for the CPU clock.

If the main clock stops oscillating when the OCD1 to OCD0 bits in the OCD register are "112" (oscillation stop detection function enabled), the low-speed ring oscillator automatically starts operating, supplying the necessary clock for the microcomputer.

The frequency of the low-speed ring oscillator varies depending on the supply voltage and the operation ambient temperature. The application products must be designed with sufficient margin to accommodate the frequency range.

6.2.2 High-speed Ring Oscillator

The clock derived from high-speed ring oscillator is used as the clock source for the CPU clock, peripheral function clock, fRING, fRING128, and fRING1-fast.

After reset, the ring oscillator clock derived from high-speed ring oscillator is halted. The oscillation is started by setting the HR00 bit in the HR0 register to "1" (high-speed ring oscillator on). The frequency can be adjusted by the HR1 register.

The relationship between the value of HR1 register and the period of high-speed ring oscillator is shown below. It is noted that the difference in delay between the bits should be adjusted by changing each bit. Bit 7 should be set be "0".

Period of high-speed ring oscillator = $t_d(\text{HR offset}) + (b_6 + b_5/2 + b_4/4 + b_3/8 + b_2/16 + b_1/32 + b_0/64)$
b0 to b6 : Bits in HR1 register

6.3 CPU Clock and Peripheral Function Clock

There are two type clocks: CPU clock to operate the CPU and peripheral function clock to operate the peripheral functions. Also refer to "Figure 6.1 Clock Generating Circuit".

6.3.1 CPU Clock

This is an operating clock for the CPU and watchdog timer.

The clock source for the CPU clock can be chosen to be the main clock or ring oscillator clock.

The selected clock source can be divided by 1 (undivided), 2, 4, 8 or 16 to produce the CPU clock. Use the CM06 bit in the CM0 register and the CM17 to CM16 bits in the CM1 register to select the divide-by-n value.

After reset, the ring oscillator clock divided by 8 provides the CPU clock. When the clock source for the CPU clock is switched over, set the CM06 bit to "1" (divide-by-8 mode) before changing the OCD2 bit. Note that when entering stop mode from high or middle speed mode, the CM06 bit is set to "1" (divide-by-8 mode).

6.3.2 Peripheral Function Clock (f₁, f₂, f₈, f₃₂, f_{AD}, f_{1SIO}, f_{8SIO}, f_{32SIO}, f_{RING}, f_{RING128})

These are operating clocks for the peripheral functions.

Of these, f_i (i=1, 2, 8, 32) is derived from the main clock or ring oscillator clock by dividing them by i.

The clock f_i is used for timers X, Y, Z and C.

The clock f_{jSIO} (j=1, 8, 32) is derived from the main clock or ring oscillator clock by dividing them by j.

The clock f_{jSIO} is used for serial I/O.

The f_{AD} clock is produced from the main clock or the ring oscillator clock and is used for the A-D converter.

When the WAIT instruction is executed after setting the CM02 bit in the CM0 register to "1" (peripheral function clock turned off during wait mode), the clocks f_i, f_{jSIO}, and f_{AD} are turned off.

6.3.3 f_{RING} and f_{RING128}

These are operating clocks for the peripheral functions.

The f_{RING} runs at the same frequency as the ring oscillator, and can be used as the source for the timer Y. The f_{RING128} is derived from the f_{RING} by dividing it by 128, and can be used for the timer C input capture function.

When the WAIT instruction is executed, the clocks f_{RING} and f_{RING128} are not turned off.

6.3.4 f_{RING-fast}

This is used as the count source for the timer C. The f_{RING-fast} is derived from the high-speed ring oscillator and provided by setting the HR00 bit to "1" (high-speed ring oscillator on).

When the WAIT instruction is executed, the clock f_{RING-fast} is not turned off.

6.4 Power Control

There are three power control modes. For convenience' sake, all modes other than wait and stop modes are referred to as normal operation mode here.

6.4.1 Normal Operation Mode

Normal operation mode is further classified into three modes.

In normal operation mode, because the CPU clock and the peripheral function clocks both are on, the CPU and the peripheral functions are operating. Power control is exercised by controlling the CPU clock frequency. The higher the CPU clock frequency, the greater the processing capability. The lower the CPU clock frequency, the smaller the power consumption in the chip. If the unnecessary oscillator circuits are turned off, the power consumption is further reduced.

Before the clock sources for the CPU clock can be switched over, the new clock source to which switched must be oscillating stably. If the new clock source is the main clock, allow a sufficient wait time in a program until it becomes oscillating stably.

- **High-speed Mode**

The main clock divided by 1 (undivided) provides the CPU clock. If the CM14 bit is set to "0" (low-speed ring oscillator on) or the HR00 bit in the HR0 register is set to "1" (high-speed ring oscillator on), the fRING and fRING128 can be used for timers Y and C. When the HR00 bit is set to "1", fRING-fast can be used for timer C.

- **Medium-speed Mode**

The main clock divided by 2, 4, 8 or 16 provides the CPU clock. If the CM14 bit is set to "0" (low-speed ring oscillator on) or the HR00 bit in the HR0 register is set to "1" (high-speed ring oscillator on), the fRING and fRING128 can be used for timers Y and C. When the HR00 bit is set to "1", fRING-fast can be used for timer C.

- **Ring Oscillator Mode**

The ring oscillator clock divided by 1 (undivided), 2, 4, 8 or 16 provides the CPU clock. The ring oscillator clock is also the clock source for the peripheral function clocks. Set the CM06 bit to "1" (divided by 8 mode) when returning to high-speed and medium-speed. When the HR00 bit is set to "1", fRING-fast can be used for timer C.

Table 6.2 Setting Clock Related Bit and Modes

Modes		OCD register	CM1 register	CM0 register	
		OCD2	CM17, CM16	CM06	CM05
High-speed mode		0	002	0	0
Medium-speed mode	divided by 2	0	012	0	0
	divided by 4	0	102	0	0
	divided by 8	0	—	1	0
	divided by 16	0	112	0	0
Ring oscillator mode ¹	no division	1	002	0	0 or 1
	divided by 2	1	012	0	0 or 1
	divided by 4	1	102	0	0 or 1
	divided by 8	1	—	1	0 or 1
	divided by 16	1	112	0	0 or 1

Notes:

1. The low-speed ring oscillator is used as the ring oscillator clock when the CM1 register CM14 bit=0 (low-speed ring oscillator on) and HR0 register HR01 bit=0 (low-speed ring oscillator selected).
 The high-speed ring oscillator is used as the ring oscillator clock when the HR0 register HR00 bit=1 (high-speed ring oscillator on) and HR01 bit=1 (high-speed ring oscillator selected).

6.4.2 Wait Mode

In wait mode, the CPU clock is turned off, so are the CPU and the watchdog timer because both are operated by the CPU clock. Because the main clock and ring oscillator clock both are on, the peripheral functions using these clocks keep operating.

- **Peripheral Function Clock Stop Function**

If the CM02 bit is “1” (peripheral function clocks turned off during wait mode), the f1, f2, f8, f32, f1SIO, f8SIO, f32SIO, and fAD clocks are turned off when in wait mode, with the power consumption reduced that much.

- **Entering Wait Mode**

The microcomputer is placed into wait mode by executing the WAIT instruction.

- **Pin Status During Wait Mode**

The status before wait mode is retained.

- **Exiting Wait Mode**

The microcomputer is moved out of wait mode by a hardware reset or peripheral function interrupt. When using a hardware reset to exit wait mode, set the ILVL2 to ILVL0 bits for the peripheral function interrupts to “0002” (interrupts disabled) before executing the WAIT instruction.

The peripheral function interrupts are affected by the CM02 bit. If CM02 bit is “0” (peripheral function clocks not turned off during wait mode), all peripheral function interrupts can be used to exit wait mode. If CM02 bit is “1” (peripheral function clocks turned off during wait mode), the peripheral functions using the peripheral function clocks stop operating, so that only the peripheral functions clocked by external signals can be used to exit from wait mode.

Table 6. 3 lists the interrupts to exit wait mode and the usage conditions.

When using a peripheral function interrupt to exit wait mode, set up the following before executing the WAIT instruction.

1. In the ILVL2 to ILVL0 bits in the interrupt control register, set the interrupt priority level of the peripheral function interrupt to be used to exit wait mode.
 Also, for all of the peripheral function interrupts not used to exit wait mode, set the ILVL2 to ILVL0 bits to “0002” (interrupt disable).
2. Set the I flag to “1”.
3. Enable the peripheral function whose interrupt is to be used to exit wait mode.
 In this case, when an interrupt request is generated and the CPU clock is thereby turned on, an interrupt sequence is executed.

The CPU clock turned on when exiting wait mode by a peripheral function interrupt is the same CPU clock that was on when the WAIT instruction was executed.

Table 6.3 Interrupts to Exit Wait Mode and Usage Conditions

Interrupt	CM02=0	CM02=1
Serial I/O interrupt	Can be used when operating with internal or external clock	Can be used when operating with external clock
Key input interrupt	Can be used	Can be used
A-D conversion interrupt	Can be used in one-shot mode	— (Do not use)
Timer X interrupt	Can be used in all modes	Can be used in event counter mode
Timer Y interrupt	Can be used in all modes	Can be used when counting inputs from CNTR1 pin in timer mode
INT interrupt	Can be used	Can be used (INT0 and INT3 can be used if there is no filter).
Voltage detection interrupt	Can be used	Can be used

6.4.3 Stop Mode

In stop mode, all oscillator circuits are turned off, so are the CPU clock and the peripheral function clocks. Therefore, the CPU and the peripheral functions clocked by these clocks stop operating. The least amount of power is consumed in this mode. If the voltage applied to Vcc pin is V_{RAM} or more, the internal RAM is retained.

However, the peripheral functions clocked by external signals keep operating. The following interrupts can be used to exit stop mode.

- Key interrupt
- $\overline{\text{INT}}$ interrupt ($\overline{\text{INT0}}$ and $\overline{\text{INT3}}$ can be used only when there is no filter.)
- Timer X interrupt (when counting external pulses in event counter mode)
- Timer Y interrupt (when counting inputs from CNTR1 pin in timer mode)
- Serial I/O interrupt (when external clock is selected)
- Voltage detection interrupt

• Entering Stop Mode

The microcomputer is placed into stop mode by setting the CM10 bit of CM1 register to "1" (all clocks turned off). At the same time, the CM06 bit of CM0 register is set to "1" (divide-by-8 mode) and the CM15 bit of CM10 register is set to "1" (main clock oscillator circuit drive capability high).

Before entering stop mode, set the OCD1 to OCD0 bits to "002" (oscillation stop detection function disable).

• Pin Status in Stop Mode

The status before wait mode is retained.

• Exiting Stop Mode

The microcomputer is moved out of stop mode by a hardware reset or peripheral function interrupt. When using a hardware reset to exit stop mode, set the ILVL2 to ILVL0 bits for the peripheral function interrupts to "0002" (interrupts disabled) before setting the CM10 bit to "1".

When using a peripheral function interrupt to exit stop mode, set up the following before setting the CM10 bit to "1".

1. In the ILVL2 to ILVL0 bits in the interrupt control register, set the interrupt priority level of the peripheral function interrupt to be used to exit stop mode.

Also, for all of the peripheral function interrupts not used to exit stop mode, set the ILVL2 to ILVL0 bits to "0002".

2. Set the I flag to "1".

3. Enable the peripheral function whose interrupt is to be used to exit stop mode.

In this case, when an interrupt request is generated and the CPU clock is thereby turned on, an interrupt sequence is executed.

The main clock divided by 8 of the clock which is used right before stop mode is used for the CPU clock when exiting stop mode by a peripheral function interrupt.

Figure 6.6 shows the state transition from normal operation mode to stop mode and wait mode. Figure 6.7 shows the state transition in normal operation mode.




Figure 6.6 State Transition to Stop Mode and Wait Mode




Figure 6.7 State Transition in Normal Operation Mode

6.5 Oscillation Stop Detection Function

The oscillation stop detection function is such that main clock oscillation circuit stop is detected. The oscillation stop detection function can be enabled and disabled by the OCD1 to OCD0 bits in the OCD register.

Table 6.4 lists the specifications of the oscillation stop detection function.

Where the main clock corresponds to the CPU clock source and the OCD1 to OCD0 bits are “112” (oscillation stop detection function enabled), the system is placed in the following state if the main clock comes to a halt:

- The low-speed ring oscillator starts oscillation, and the low-speed ring oscillator clock becomes the clock source for CPU clock and peripheral functions in place of the main clock
- OCD register OCD2 bit = 1 (selecting ring oscillator clock)
- OCD register OCD3 bit = 1 (main clock stopped)
- CM1 register CM14 bit = 0 (low-speed ring oscillator oscillating)
- Oscillation stop detection interrupt request occurs

Table 6.4 Oscillation Stop Detection Function Specifications

Item	Specification
Oscillation stop detectable clock and frequency bandwidth	$f(X_{IN}) \geq 2 \text{ MHz}$
Enabling condition for oscillation stop detection function	<ul style="list-style-type: none"> • Set OCD1 to OCD0 bits to “112” (oscillation stop detection function enabled) • Set HR01 bit in HR0 register to “0” (low-speed ring oscillator selected)
Operation at oscillation stop detection	Oscillation stop detection interrupt occurs

6.5.1 How to Use Oscillation Stop Detection Function

- The oscillation stop detection interrupt shares the vector with the watchdog timer interrupt. If the oscillation stop detection and watchdog timer interrupts both are used, the interrupt source must be determined. Figure 6.5 shows how to determine the interrupt source with the oscillation stop detection interrupt processing program.
- Where the main clock re-oscillated after oscillation stop, the clock source for the CPU clock and peripheral functions must be switched to the main clock in the program. Figure 6.8 shows the procedure for switching the clock source from the low-speed ring oscillator to the main clock.
- To enter wait mode while using the oscillation stop detection function, set the CM02 bit to “0” (peripheral function clocks not turned off during wait mode).
- Since the oscillation stop detection function is provided in preparation for main clock stop due to external factors, set the OCD1 to OCD0 bits to “002” (oscillation stop detection function disabled) where the main clock is stopped or oscillated in the program, that is where the stop mode is selected or the CM05 bit is altered.
- This function cannot be used if the main clock frequency is 2 MHz or less. In that case, set the OCD1 to OCD0 bits to “002” (oscillation stop detection function disabled).
- The HR01 bit in the HR0 register should be set to “0” (low-speed ring oscillator selected) before setting the OCD1 to OCD0 bits to “112” (oscillation stop detection function enabled). When the HR01 bit is set to “1” (high-speed ring oscillator selected), the OCD1 to OCD0 bits should be set to “002” (oscillation stop detection function disabled).

Table 6.5 Determination of Interrupt Source (Oscillation Stop Detection or Watchdog Timer Interrupt)

Generated Interrupt Source	Bit showing interrupt source
Oscillation stop detection ((a) or (b))	(a) The OCD3 bit in the OCD register = 1
	(b) The OCD1 to OCD0 bits in the OCD register = 112 and the OCD2 bit = 1
Watchdog timer	The D43 bit in the D4INT register = 1
Voltage detection	The D42 bit in the D4INT register = 1




Figure 6.8 Switching Clock Source From Low-speed Ring Oscillator to Main Clock

7. Protection

In the event that a program runs out of control, this function protects the important registers so that they will not be rewritten easily. Figure 7.1 shows the PRCR register. The following lists the registers protected by the PRCR register.

- Registers protected by PRC0 bit: CM0, CM1, and OCD, HR0, HR1 registers
- Registers protected by PRC1 bit: PM0 and PM1 registers
- Registers protected by PRC2 bit: PD0 register
- Registers protected by PRC3 bit: VCR2 and D4INT registers

Set the PRC2 bit to “1” (write enabled) and then write to any address, and the PRC2 bit will be set to “0” (write protected). The registers protected by the PRC2 bit should be changed in the next instruction after setting the PRC2 bit to “1”. Make sure no interrupts will occur between the instruction in which the PRC2 bit is set to “1” and the next instruction. The PRC0 and PRC1 bits are not automatically set to “0” by writing to any address. They can only be set to “0” in a program.




Figure 7.1 PRCR Register

8. Processor Mode

8.1 Types of Processor Mode

The processor mode is single-chip mode. Table 8.1 shows the features of the processor mode. Figure 8.1 shows the PM0 and PM1 register.

Table 8.1 Features of Processor Mode

Processor mode	Access space	Pins which are assigned I/O ports
Single-chip mode	SFR, internal RAM, internal ROM	All pins are I/O ports or peripheral function I/O pins




Figure 8.1 PM0 Register and PM1 Register

9. Bus

During access, the ROM/RAM and the SFR have different bus cycles. Table 9.1 shows bus cycles for access space.

The ROM/RAM and SFR are connected to the CPU through an 8-bit bus. When accessing in word (16 bits) units, these spaces are accessed twice in 8-bit units. Table 9.2 shows bus cycles in each access space.

Table 9.1 Bus Cycles for Access Space

Access space	Bus cycle
SFR	2 CPU clock cycles
ROM/RAM	1 CPU clock cycles

Table 9.2 Access Unit and Bus Operation

Space	SFR	ROM/RAM
Even address byte access		
Odd address byte access		
Even address word access		
Odd address word access		

10. Interrupt

10.1 Interrupt Overview

10.1.1 Type of Interrupts

Figure 10.1 shows types of interrupts.




Figure 10.1 Interrupts

- Maskable Interrupt: An interrupt which can be enabled (disabled) by the interrupt enable flag (I flag) or whose interrupt priority **can be changed** by priority level.
- Non-maskable Interrupt: An interrupt which cannot be enabled (disabled) by the interrupt enable flag (I flag) or whose interrupt priority **cannot be changed** by priority level.

10.1.2 Software Interrupts

A software interrupt occurs when executing certain instructions. Software interrupts are non-maskable interrupts.

- **Undefined Instruction Interrupt**

An undefined instruction interrupt occurs when executing the UND instruction.

- **Overflow Interrupt**

An overflow interrupt occurs when executing the INTO instruction with the O flag set to "1" (the operation resulted in an overflow). The following are instructions whose O flag changes by arithmetic:

ABS, ADC, ADCF, ADD, CMP, DIV, DIVU, DIVX, NEG, RMPA, SBB, SHA, SUB

- **BRK Interrupt**

A BRK interrupt occurs when executing the BRK instruction.

- **INT Instruction Interrupt**

An INT instruction interrupt occurs when executing the INT instruction. Software interrupt Nos. 0 to 63 can be specified for the INT instruction. Because software interrupt Nos. 4 to 31 are assigned to peripheral function interrupts, the same interrupt routine as for peripheral function interrupts can be executed by executing the INT instruction.

In software interrupt Nos. 0 to 31, the U flag is saved to the stack during instruction execution and is cleared to "0" (ISP selected) before executing an interrupt sequence. The U flag is restored from the stack when returning from the interrupt routine. In software interrupt Nos. 32 to 63, the U flag does not change state during instruction execution, and the SP then selected is used.

10.1.3 Hardware Interrupts

Hardware interrupts are classified into two types — special interrupts and peripheral function interrupts.

(1) Special Interrupts

Special interrupts are non-maskable interrupts.

- **Watchdog Timer Interrupt**

Generated by the watchdog timer. Once a watchdog timer interrupt is generated, be sure to initialize the watchdog timer. For details about the watchdog timer, refer to Chapter 11, “Watchdog Timer.”

- **Oscillation Stop Detection Interrupt**

Generated by the oscillation stop detection function. For details about the oscillation stop detection function, refer to Chapter 6, “Clock Generation Circuit.”

- **Voltage Detection Interrupt**

Generated by the voltage detection circuit. For details about the voltage detection circuit, refer to Section 5.2, “Voltage Detection Circuit.”

- **Single-step Interrupt**

Do not normally use this interrupt because it is provided exclusively for use by development support tools.

- **Address Match Interrupt**

An address match interrupt is generated immediately before executing the instruction at the address indicated by the RMAD0 to RMAD1 register that corresponds to one of the AIER register's AIER0 or AIER1 bit which is "1" (address match interrupt enabled). For details about the address match interrupt, refer to Section 10.4, “Address Match Interrupt.”

(2) Peripheral Function Interrupts

Peripheral function interrupts are maskable interrupts and generated by the microcomputer's internal functions. The interrupt sources for peripheral function interrupts are listed in Table 10.2. “Relocatable Vector Tables”. For details about the peripheral functions, refer to the description of each peripheral function in this manual.

10.1.4 Interrupts and Interrupt Vector

One interrupt vector consists of 4 bytes. Set the start address of each interrupt routine in the respective interrupt vectors. When an interrupt request is accepted, the CPU branches to the address set in the corresponding interrupt vector. Figure 10.2 shows the interrupt vector.




Figure 10.2 Interrupt Vector

• Fixed Vector Tables

The fixed vector tables are allocated to the addresses from 0FFDC₁₆ to 0FFFF₁₆. Table 10.1 lists the fixed vector tables. In the flash memory version of microcomputer, the vector addresses (H) of fixed vectors are used by the ID code check function. For details, refer to Section 17.3, “Functions to Prevent Flash Memory from Rewriting.”

Table 10.1 Fixed Vector Tables

Interrupt source	Vector addresses Address (L) to address (H)	Remarks	Reference
Undefined instruction	0FFDC ₁₆ to 0FFDF ₁₆	Interrupt on UND instruction	R8C series software manual
Overflow	0FFE0 ₁₆ to 0FFE3 ₁₆	Interrupt on INTO instruction	
BRK instruction	0FFE4 ₁₆ to 0FFE7 ₁₆	If the contents of address 0FFE7 ₁₆ is FF ₁₆ , program execution starts from the address shown by the vector in the relocatable vector table.	
Address match	0FFE8 ₁₆ to 0FFEB ₁₆		Address match interrupt
Single step ¹	0FFEC ₁₆ to 0FFEF ₁₆		
<ul style="list-style-type: none"> • Watchdog timer • Oscillation stop detection • Voltage detection 	0FFF0 ₁₆ to 0FFF3 ₁₆		<ul style="list-style-type: none"> • Watchdog timer • Clock generation circuit • Voltage detection circuit
(Reserved)	0FFF4 ₁₆ to 0FFF7 ₁₆		
(Reserved)	0FFF8 ₁₆ to 0FFFB ₁₆		
Reset	0FFFC ₁₆ to 0FFFF ₁₆		Reset

Note: Do not normally use this interrupt because it is provided exclusively for use by development support tools.

• **Relocatable Vector Tables**

The 256 bytes beginning with the start address set in the INTB register comprise a relocatable vector table area. Table 10.2 lists interrupts and vector tables located in the relocatable vector table.

Table 10.2 Interrupt and Vector Tables in Relocatable Vector Tables

Interrupt source	Vector address ¹ Address (L) to address (H)	Software interrupt number	Reference
BRK instruction ²	+0 to +3 (0000 ₁₆ to 0003 ₁₆)	0	R8C/Tiny Series software manual
———— (Reserved)		1 to 12	
Key input interrupt	+52 to +55 (0034 ₁₆ to 0037 ₁₆)	13	Key input interrupt
A-D	+56 to +59 (0038 ₁₆ to 003B ₁₆)	14	A-D converter
———— (Reserved)		15	
Compare 2	+64 to +67 (0040 ₁₆ to 0043 ₁₆)	16	Timer C
UART0 transmit	+68 to +71 (0044 ₁₆ to 0047 ₁₆)	17	Serial I/O
UART0 receive	+72 to +75 (0048 ₁₆ to 004B ₁₆)	18	
UART1 transmit	+76 to +79 (004C ₁₆ to 004F ₁₆)	19	
UART1 receive	+80 to +83 (0050 ₁₆ to 0053 ₁₆)	20	
$\overline{\text{INT}}2$	+84 to +87 (0054 ₁₆ to 0057 ₁₆)	21	$\overline{\text{INT}}$ interrupt
Timer X	+88 to +91 (0058 ₁₆ to 005B ₁₆)	22	Timer X
Timer Y	+92 to +95 (005C ₁₆ to 005F ₁₆)	23	Timer Y
Timer Z	+96 to +99 (0060 ₁₆ to 0063 ₁₆)	24	Timer Z
$\overline{\text{INT}}1$	+100 to +103 (0064 ₁₆ to 0067 ₁₆)	25	$\overline{\text{INT}}$ interrupt
$\overline{\text{INT}}3$	+104 to +107 (0068 ₁₆ to 006B ₁₆)	26	
Timer C	+108 to +111 (006C ₁₆ to 006F ₁₆)	27	Timer C
Compare 1	+112 to +115 (0070 ₁₆ to 0073 ₁₆)	28	Timer C
$\overline{\text{INT}}0$	+116 to +119 (0074 ₁₆ to 0077 ₁₆)	29	$\overline{\text{INT}}$ interrupt
———— (Reserved)		30	
———— (Reserved)		31	
Software interrupt ²	+128 to +131 (0080 ₁₆ to 0083 ₁₆) to +252 to +255 (00FC ₁₆ to 00FF ₁₆)	32 to 63	R8C/Tiny Series software manual

Notes:

1. Address relative to address in INTB.
2. These interrupts cannot be disabled using the I flag.

10.1.5 Interrupt Control

The following describes how to enable/disable the maskable interrupts, and how to set the priority in which order they are accepted. What is explained here does not apply to nonmaskable interrupts.

Use the FLG register's I flag, IPL, and each interrupt control register's ILVL2 to ILVL0 bits to enable/disable the maskable interrupts. Whether an interrupt is requested is indicated by the IR bit in each interrupt control register.

Figure 10.3 shows the interrupt control registers.




Figure 10.3 Interrupt Control Registers

• **I Flag**

The I flag enables or disables the maskable interrupt. Setting the I flag to “1” (enabled) enables the maskable interrupt. Setting the I flag to “0” (disabled) disables all maskable interrupts.

• **IR Bit**

The IR bit is set to “1” (interrupt requested) when an interrupt request is generated. Then, when the interrupt request is accepted and the CPU branches to the corresponding interrupt vector, the IR bit is cleared to “0” (= interrupt not requested).

The IR bit can be cleared to “0” in a program. Note that do not write “1” to this bit.

• **ILVL2 to ILVL0 Bits and IPL**

Interrupt priority levels can be set using the ILVL2 to ILVL0 bits.

Table 10.3 shows the settings of interrupt priority levels and Table 10.4 shows the interrupt priority levels enabled by the IPL.

The following are conditions under which an interrupt is accepted:

- I flag = 1
- IR bit = 1
- interrupt priority level > IPL

The I flag, IR bit, ILVL2 to ILVL0 bits and IPL are independent of each other. In no case do they affect one another.

Table 10.3 Settings of Interrupt Priority Levels


ILVL2 to ILVL0 bits	Interrupt priority level	Priority order
0002	Level 0 (interrupt disabled)	————
0012	Level 1	Lowest  Highest
0102	Level 2	
0112	Level 3	
1002	Level 4	
1012	Level 5	
1102	Level 6	
1112	Level 7	

Table 10.4 Interrupt Priority Levels Enabled by IPL

IPL	Enabled interrupt priority levels
0002	Interrupt levels 1 and above are enabled
0012	Interrupt levels 2 and above are enabled
0102	Interrupt levels 3 and above are enabled
0112	Interrupt levels 4 and above are enabled
1002	Interrupt levels 5 and above are enabled
1012	Interrupt levels 6 and above are enabled
1102	Interrupt levels 7 and above are enabled
1112	All maskable interrupts are disabled

• **Interrupt Sequence**

An interrupt sequence — what are performed over a period from the instant an interrupt is accepted to the instant the interrupt routine is executed — is described here.

If an interrupt occurs during execution of an instruction, the processor determines its priority when the execution of the instruction is completed, and transfers control to the interrupt sequence from the next cycle. If an interrupt occurs during execution of either the SMOVB, SMOVF, SSTR or RMPA instruction, the processor temporarily suspends the instruction being executed, and transfers control to the interrupt sequence.

The CPU behavior during the interrupt sequence is described below. Figure 10.4 shows time required for executing the interrupt sequence.

- (1) The CPU gets interrupt information (interrupt number and interrupt request priority level) by reading the address 000016. Then it clears the IR bit for the corresponding interrupt to “0” (interrupt not requested).
- (2) The FLG register immediately before entering the interrupt sequence is saved to the CPU’s internal temporary register^(Note).
- (3) The I, D and U flags in the FLG register become as follows:
 The I flag is cleared to “0” (interrupts disabled).
 The D flag is cleared to “0” (single-step interrupt disabled).
 The U flag is cleared to “0” (ISP selected).
 However, the U flag does not change state if an INT instruction for software interrupt Nos. 32 to 63 is executed.
- (4) The CPU’s internal temporary register ^(Note) is saved to the stack.
- (5) The PC is saved to the stack.
- (6) The interrupt priority level of the accepted interrupt is set in the IPL.
- (7) The start address of the relevant interrupt routine set in the interrupt vector is stored in the PC.

After the interrupt sequence is completed, the processor resumes executing instructions from the start address of the interrupt routine.

Note: This register cannot be used by user.




Figure 10.4 Time Required for Executing Interrupt Sequence

• Interrupt Response Time

Figure 10.5 shows the interrupt response time. The interrupt response or interrupt acknowledge time denotes a time from when an interrupt request is generated till when the first instruction in the interrupt routine is executed. Specifically, it consists of a time from when an interrupt request is generated till when the instruction then executing is completed (see #a in Figure 10.5) and a time during which the interrupt sequence is executed (20 cycles, see #b in Figure 10.5).




Figure 10.5 Interrupt Response Time

• Variation of IPL when Interrupt Request is Accepted

When a maskable interrupt request is accepted, the interrupt priority level of the accepted interrupt is set in the IPL.

When a software interrupt or special interrupt request is accepted, one of the interrupt priority levels listed in Table 10.5 is set in the IPL. Shown in Table 10.5 are the IPL values of software and special interrupts when they are accepted.

Table 10.5 IPL Level That Is Set to IPL When A Software or Special Interrupt Is Accepted

Interrupt sources	Level that is set to IPL
Watchdog timer, oscillation stop detection, voltage detection	7
Software, address match, single-step	Not changed

• **Saving Registers**

In the interrupt sequence, the FLG register and PC are saved to the stack.

At this time, the 4 high-order bits in the PC and the 4 high-order (IPL) and 8 low-order bits in the FLG register, 16 bits in total, are saved to the stack first. Next, the 16 low-order bits in the PC are saved. Figure 10.6 shows the stack status before and after an interrupt request is accepted.

The other necessary registers must be saved in a program at the beginning of the interrupt routine. Use the PUSHM instruction, and all registers except SP can be saved with a single instruction.





Figure 10.6 Stack Status Before and After Acceptance of Interrupt Request

The registers are saved in four steps, 8 bits at a time. Figure 10.7 shows the operation of the saving registers.

Note: When any INT instruction in software numbers 32 to 63 has been executed, this is the SP indicated by the U flag. Otherwise, it is the ISP.



Note: [SP] denotes the initial value of the SP when interrupt request is acknowledged. After registers are saved, the SP content is [SP] minus 4.

Figure 10.7 Operation of Saving Register

- **Returning from an Interrupt Routine**

The FLG register and PC in the state in which they were immediately before entering the interrupt sequence are restored from the stack by executing the REIT instruction at the end of the interrupt routine. Thereafter the CPU returns to the program which was being executed before accepting the interrupt request.

Return the other registers saved by a program within the interrupt routine using the POPM or similar instruction before executing the REIT instruction.

- **Interrupt Priority**

If two or more interrupt requests are generated while executing one instruction, the interrupt request that has the highest priority is accepted.

For maskable interrupts (peripheral functions), any desired priority level can be selected using the ILVL2 to ILVL0 bits. However, if two or more maskable interrupts have the same priority level, their interrupt priority is resolved by hardware, with the highest priority interrupt accepted.

The watchdog timer and other special interrupts have their priority levels set in hardware. Figure 10.8 shows the priorities of hardware interrupts.

Software interrupts are not affected by the interrupt priority. If an instruction is executed, control branches invariably to the interrupt routine.

Reset > WDT/Oscillation stop detection/Voltage detection > Peripheral function > Single step > Address match

Figure 10.8 Hardware Interrupt Priority

• **Interrupt Priority Resolution Circuit**

The interrupt priority resolution circuit is used to select the interrupt with the highest priority among those requested.

Figure 10.9 shows the circuit that judges the interrupt priority level.




Figure 10.9 Interrupts Priority Select Circuit

10.2 $\overline{\text{INT}}$ Interrupt

10.2.1 $\overline{\text{INT0}}$ Interrupt

$\overline{\text{INT0}}$ interrupt is triggered by an $\overline{\text{INT0}}$ input. When using $\overline{\text{INT0}}$ interrupts, the INT0EN bit in the INTEN register must be set to “1” (enabling). The edge polarity is selected using the INT0PL bit in the INTEN register and the POL bit in the INT0IC register. The IR bit may be set to “1” (interrupt requested) after changing the INT0PL or POL bit. The IR bit must be set to “0” (interrupt not requested) after changing the INT0PL and POL bits.

Inputs can be passed through a digital filter with three different sampling clocks.

Figure 10.10 shows the INTEN and INT0F registers.




Figure 10.10 INTEN Register and INT0F Register

10.2.2 INT0 Input Filter

The INT0 input has a digital filter which can be sampled by one of three sampling clocks. The sampling clock is selected using the INT0F1 to INT0F0 bits in the INT0F register. The IR bit in the INT0IC register is set to "1" (interrupt requested) when the sampled input level matches three times. When the INT0F1 to INT0F0 bits are set to "012", "102", or "112", the P4_5 bit in the P4 register indicates the filtered value.

Figure 10.11 shows the INT0 input filter configuration. Figure 10.12 shows an operation example of INT0 input filter.




Figure 10.11 INT0 Input Filter




Figure 10.12 Operation Example of INT0 Input Filter

10.2.3 INT1 Interrupt and INT2 Interrupt

INT1 interrupts are triggered by INT1 inputs. The edge polarity is selected with the R0EDG bit in the TXMR register. The INT1 pin can be used only when the Timer X is in timer mode because the INT1 pin shares the same pin with the CNTR0 pin.

INT2 interrupts are triggered by INT2 inputs. The edge polarity is selected with the R1EDG bit in the TYZMR register. The INT2 pin can be used only when the Timer Y is in timer mode because the INT2 pin shares the same pin with the CNTR1 pin.

Figure 10.13 shows the TXMR and TYZMR registers when using INT1 and INT2 interrupts.




Figure 10.13 TXMR Register and TYZMR Register when INT1 and INT2 Interrupt Used

10.2.4 $\overline{\text{INT3}}$ Interrupt

$\overline{\text{INT3}}$ interrupts are triggered by $\overline{\text{INT3}}$ inputs. The TCC07 bit in the TCC0 register should be set to “0” ($\overline{\text{INT3}}$). The $\overline{\text{INT3}}$ input has a digital filter which can be sampled by one of three sampling clocks. The sampling clock is selected using the TCC11 to TCC10 bits in the TCC1 register. The IR bit in the INT3IC register is set to “1” (interrupt requested) when the sampled input level matches three times. The P3_3 bit in the P3 register indicates the previous value before filtering regardless of values set in the TCC11 to TCC10 bits.

When setting the TCC07 bit to “1” (fRING128), $\overline{\text{INT3}}$ interrupts are triggered by fRING128 clock. The IR bit in the INT3IC register is set to “1” (interrupt requested) every fRING128 clock cycle or every half fRING128 clock cycle.

Figure 10.14 shows the TCC0 and TCC1 registers.




Figure 10.14 TCC0 Register and TCC1 Register

10.3 Key Input Interrupt

A key input interrupt is generated on an input edge of any of the $\overline{K10}$ to $\overline{K13}$ pins. Key input interrupts can be used as a key-on wakeup function to exit wait or stop mode. \overline{KLi} input can be enabled or disabled selecting with the $KLiEN$ ($i=0$ to 3) bit in the KIEN register. The edge polarity can be rising edge or falling edge selecting with the $KLiPL$ bit in the KIEN register. Note, however, that while input on any \overline{KLi} pin which has had the $KLiPL$ bit set to “0” (falling edge) is pulled low, inputs on all other pins of the port are not detected as interrupts. Similarly, while input on any \overline{KLi} pin which has had the $KLiPL$ bit set to “1” (rising edge) is pulled high, inputs on all other pins of the port are not detected as interrupts.

Figure 10.15 shows a block diagram of the key input interrupt.




Figure 10.15 Key Input Interrupt




Figure 10.16 KIEN Register

10.4 Address Match Interrupt

An address match interrupt is generated immediately before executing the instruction at the address indicated by the RMADi register (i=0, 1). Set the start address of any instruction in the RMADi register. Use the AIER0 and AIER1 bits in the AIER register to enable or disable the interrupt. Note that the address match interrupt is unaffected by the I flag and IPL.

The value of the PC that is saved to the stack when an address match interrupt is acknowledged varies depending on the instruction at the address indicated by the RMAD i register (see the paragraph “register saving” for the value of the PC). Not appropriate return address is pushed on the stack. There are two ways to return from the address match interrupt as follows:

- Change the content of the stack and use a REIT instruction.
- Use an instruction such as POP to restore the stack as it was before an interrupt request was acknowledged. And then use a jump instruction.

Table 10.6 lists the value of the PC that is saved to the stack when an address match interrupt is acknowledged.

Figure 10.17 shows the AIER, and RMAD1 to RMAD0 registers.

Table 10.6 Value of PC Saved to Stack when Address Match Interrupt Acknowledged

Address indicated by RMADi register (i=0,1)	PC value saved ^{Note}
<ul style="list-style-type: none"> • 16-bit operation code instruction • Instruction shown below among 8-bit operation code instructions ADD.B:S #IMM8,dest SUB.B:S #IMM8,dest AND.B:S #IMM8,dest OR.B:S #IMM8,dest MOV.B:S #IMM8,dest STZ.B:S #IMM8,dest STNZ.B:S #IMM8,dest STZX.B:S #IMM81,#IMM82,dest CMP.B:S #IMM8,dest PUSHM src POPM dest JMPS #IMM8 JSRS #IMM8 MOV.B:S #IMM,dest (However, dest = A0 or A1)	Address indicated by RMADi register + 2
<ul style="list-style-type: none"> • Instructions other than the above 	Address indicated by RMADi register + 1

Note: See the paragraph “saving registers” for the PC value saved.

Table 10.7 Relationship Between Address Match Interrupt Sources and Associated Registers

Address match interrupt sources	Address match interrupt enable bit	Address match interrupt register
Address match interrupt 0	AIER0	RMAD0
Address match interrupt 1	AIER1	RMAD1




Figure 10.17 AIER Register and RMAD0 to RMAD1 Registers

11. Watchdog Timer

The watchdog timer is the function of detecting when the program is out of control. Therefore, we recommend using the watchdog timer to improve reliability of a system. The watchdog timer contains a 15-bit counter which counts down the clock derived by dividing the CPU clock using the prescaler. Whether to generate a watchdog timer interrupt request or apply a watchdog timer reset as an operation to be performed when the watchdog timer underflows after reaching the terminal count can be selected using the PM12 bit in the PM1 register. The PM12 bit can only be set to “1” (reset). Once this bit is set to “1”, it cannot be set to “0” (watchdog timer interrupt) in a program. Refer to Section 5.1.5, “Watchdog Timer Reset” for details.

The divide-by-N value for the prescaler can be chosen to be 16 or 128 with the WDC7 bit in the WDC register. The period of watchdog timer can be calculated as given below. The period of watchdog timer is, however, subject to an error due to the prescaler.

$$\text{Watchdog timer period} = \frac{\text{Prescaler dividing (16 or 128)} \times \text{Watchdog timer count (32768)}}{\text{CPU clock}}$$

For example, when CPU clock = 16 MHz and the divide-by-N value for the prescaler= 16, the watchdog timer period is approx. 32.8 ms.

Note that the watchdog timer and the prescaler both are inactive after reset, so that the watchdog timer is activated to start counting by writing to the WDTS register. After that, the watchdog timer is initialized by writing to the WDTR register and the counting continues.

In stop mode and wait mode, the watchdog timer and prescaler are stopped. Counting is resumed from the held value when the modes or state are released.

Figure 11.1 shows the block diagram of the watchdog timer. Figure 11.2 shows the watchdog timer-related registers.




Figure 11.1 Watchdog Timer Block Diagram




Figure 11.2 WDC Register, WDTR Register, and WDTS Register

12. Timers

The microcomputer has three 8-bit timers and one 16-bit timer. The three 8-bit timers are Timer X, Timer Y, and Timer Z and each one has an 8-bit prescaler. The 16-bit timer is Timer C and has input capture and output compare. All these timers function independently. The count source for each timer is the operating clock that regulates the timing of timer operations such as counting and reloading.

Table 12.1 lists functional comparison.

Table 12.1 Functional Comparison

Item		Timer X	Timer Y	Timer Z	Timer C
Configuration		8-bit timer with 8-bit prescaler	8-bit timer with 8-bit prescaler	8-bit timer with 8-bit prescaler	16-bit free-run timer
Count		Down	Down	Down	Up
Count source		<ul style="list-style-type: none"> •f1 •f2 •f8 •f32 	<ul style="list-style-type: none"> •f1 •f8 •fRING •Input from CNTR1 pin 	<ul style="list-style-type: none"> •f1 •f2 •f8 •Timer Y underflow 	<ul style="list-style-type: none"> •f1 •f8 •f32 •fRING-fast
Function	Timer mode	provided	provided	provided	not provided
	Pulse output mode	provided	not provided	not provided	not provided
	Event counter mode	provided	provided ¹	not provided	not provided
	Pulse width measurement mode	provided	not provided	not provided	not provided
	Pulse period measurement mode	provided	not provided	not provided	not provided
	Programmable waveform generation mode	not provided	provided	provided	not provided
	Programmable one-shot generation mode	not provided	not provided	provided	not provided
	Programmable wait one-shot generation mode	not provided	not provided	provided	not provided
	Input capture mode	not provided	not provided	not provided	provided
	Output compare mode	not provided	not provided	not provided	provided
Input pin	CNTR0	CNTR1	INT0	TCIN	
Output pin	CNTR0 CNTR0	CNTR1	TZOUT	CMP00 to CMP02 CMP10 to CMP12	
Related interrupt	Timer X int INT1 int	Timer Y int INT2 int	Timer Z int INT0 int	Timer C int INT3 int compare 0 int compare 1 int	
Timer stop	provided	provided	provided	provided	

Note: Select the input from the CNTR1 pin as a count source of timer mode.

12.1 Timer X

The Timer X is an 8-bit timer with an 8-bit prescaler. Figure 12.1 shows the block diagram of Timer X. Figures 12.2 and 12.3 show the Timer X-related registers.

The Timer X has five operation modes listed as follows:

- Timer mode: The timer counts an internal count source (clock source).
- Pulse output mode: The timer counts an internal count source and outputs the pulses whose polarity is inverted at the timer the timer underflows.
- Event counter mode: The timer counts external pulses.
- Pulse width measurement mode: The timer measures an external pulse's pulse width.
- Pulse period measurement mode: The timer measures an external pulse's period.




Figure 12.1 Timer X Block Diagram




Figure 12.2 TXMR Register




Figure 12.3 PREX Register, TX Register, and TCSS Register

12.1.1 Timer Mode

In this mode, the timer counts an internally generated count source (See “Table 12.2 Timer Mode Specifications”). Figure 12.4 shows the TXMR register in timer mode.

Table 12.2 Timer Mode Specifications

Item	Specification
Count source	f1, f2, f8, f32
Count operation	<ul style="list-style-type: none"> Down-count When the timer underflows, it reloads the reload register contents before continuing counting
Divide ratio	1/(n+1)(m+1) n: set value of PREX register, m: set value of TX register
Count start condition	Write “1” (count start) to TXS bit in TXMR register
Count stop condition	Write “0” (count stop) to TXS bit in TXMR register
Interrupt request generation timing	When Timer X underflows [Timer X interruption]
INT1/CNTR0 pin function	Programmable I/O port, or INT1 interrupt input
CNTR0 pin function	Programmable I/O port
Read from timer	Count value can be read by reading TX register Same applies to PREX register.
Write to timer	Value written to TX register is written to both reload register and counter. Same applies to PREX register.




Figure 12.4 TXMR Register in Timer Mode

12.1.2 Pulse Output Mode

In this mode, the timer counts an internally generated count source, and outputs from the CNTR0 pin a pulse whose polarity is inverted each time the timer underflows (See “Table 12.3 Pulse Output mode Specifications”). Figure 12.5 shows TXMR register in pulse output mode.

Table 12.3 Pulse Output Mode Specifications

Item	Specification
Count source	f1, f2, f8, f32
Count operation	<ul style="list-style-type: none"> Down-count When the timer underflows, it reloads the reload register contents before continuing counting
Divide ratio	1/(n+1)(m+1) n: set value of PREX register, m: set value of TX register
Count start condition	Write “1” (count start) to TXS bit in TXMR register
Count stop condition	Write “0” (count stop) to TXS bit in TXMR register
Interrupt request generation timing	<ul style="list-style-type: none"> When Timer X underflows [Timer X interruption] Rising (R0EDG=0) or falling (R0EDG=1) of CNTR0 output [INT1 interrupt]
INT1/CNTR0 pin function	Pulse output
CNTR0 pin function	Programmable I/O port or inverted output of CNTR0
Read from timer	Count value can be read by reading TX register. Same applies to PREX register.
Write to timer	Value written to TX register is written to both reload register and counter. Same applies to PREX register.
Select function	<ul style="list-style-type: none"> Inverted pulse output function The polarity of CNTR0 output pulse can be reversed with TXOCNT bit INT1/CNTR0 polarity switching function Polarity level at starting of pulse output can be selected with R0EDG bit




Figure 12.5 TXMR Register in Pulse Output Mode

12.1.3 Event Counter Mode

In this mode, the timer counts an external signal fed to $\overline{\text{INT1/CNTR0}}$ pin (See “Table 12.4 Event Counter Mode Specifications”). Figure 12.6 shows TXMR register in event counter mode.

Table 12.4 Event Counter Mode Specifications

Item	Specification
Count source	External signals fed to CNTR0 pin (Active edge is selected by program)
Count operation	<ul style="list-style-type: none"> Down count When the timer underflows, it reloads the reload register contents before continuing counting
Divide ratio	$1/(n+1)(m+1)$ n: set value of PREX register, m: set value of TX register
Count start condition	Write “1” (count start) to TXS bit in TXMR register
Count stop condition	Write “0” (count stop) to TXS bit in TXMR register
Interrupt request generation timing	<ul style="list-style-type: none"> When Timer X underflows [Timer X interrupt] CNTR0 input count edges [$\overline{\text{INT1}}$ interrupt]
$\overline{\text{INT1/CNTR0}}$ pin function	Count source input
CNTR0 pin function	Programmable I/O port
Read from timer	Count value can be read by reading TX register Same applies to PREX register.
Write to timer	Value written to TX register is written to both reload register and counter. Same applies to PREX register.
Select function	<ul style="list-style-type: none"> $\overline{\text{INT1/CNTR0}}$ polarity switching function Active edge of count source can be selected with R0EDG.




Figure 12.6 TXMR Register in Event Counter Mode

12.1.4 Pulse Width Measurement Mode

In this mode, the timer measures the pulse width of an external signal fed to $\overline{\text{INT1}}/\text{CNTR0}$ pin (See "Table 12.5 Pulse Width Measurement Mode Specifications"). Figure 12.7 shows the TXMR register in pulse width measurement mode. Figure 12.8 shows an operation example in pulse width measurement mode.

Table 12.5 Pulse Width Measurement Mode Specifications

Item	Specification
Count source	f1, f2, f8, f32
Count operation	<ul style="list-style-type: none"> Down-count Continuously counts the selected signal only when the measurement pulse is "H" level, or conversely only "L" level. When the timer underflows, it reloads the reload register contents before continuing counting
Count start condition	Write "1" (count start) to TXS bit in TXMR register
Count stop condition	Write "0" (count stop) to TXS bit in TXMR register
Interrupt request generation timing	<ul style="list-style-type: none"> When Timer X underflows [Timer X interruption] Rising or falling of CNTR0 input (end of measurement period) [$\overline{\text{INT1}}$ interrupt]
$\overline{\text{INT1}}/\text{CNTR0}$ pin function	Measurement pulse input
CNTR0 pin function	Programmable I/O port
Read from timer	Count value can be read by reading TX register Same applies to PREX register.
Write to timer	Value written to TX register is written to both reload register and counter. Same applies to PREX register.
Select function	<ul style="list-style-type: none"> $\overline{\text{INT1}}/\text{CNTR0}$ polarity switching function Active edge of count source can be selected with R0EDG.




Figure 12.7 TXMR Register in Pulse Width Measurement Mode




Figure 12.8 Operation Example in Pulse Width Measurement Mode

12.1.5 Pulse Period Measurement Mode

In this mode, the timer measures the pulse period of an external signal fed to INT1/CNTR0 pin (See "Table 12.6 Pulse Period Measurement Mode Specifications"). Figure 12.9 shows the TXMR register in pulse period measurement mode. Figure 12.10 shows an operation example in pulse period measurement mode.

Table 12.6 Pulse Period Measurement Mode Specifications

Item	Specification
Count source	f1, f2, f8, f32
Count operation	<ul style="list-style-type: none"> Down-count After an active edge of measurement pulse is input, contents in the read-out buffer is retained in the first underflow of prescaler X. Then the timer X reloads contents in the reload register in the second underflow of prescaler X and continues counting.
Count start condition	Write "1" (count start) to TXS bit in TXMR register
Count stop condition	Write "0" (count stop) to TXS bit in TXMR register
Interrupt request generation timing	<ul style="list-style-type: none"> When Timer X underflows or reloads [Timer X interrupt] Rising or falling of CNTR0 input (end of measurement period) [INT1 interrupt]
INT1/CNTR0 pin function	Measurement pulse input ¹
CNTR0 pin function	Programmable I/O port
Read from timer	Contents in the read-out buffer can be read by reading TX register. The value retained in the read-out buffer is released by reading TX register.
Write to timer	Value written to TX register is written to both reload register and counter. Same applies to PREX register.
Select function	<ul style="list-style-type: none"> INT1/CNTR0 polarity switching function Measurement period of input pulse can be selected with R0EDG bit.

Note: The period of input pulse must be longer than twice the period of prescaler X. Longer pulse for H width and L width than the prescaler X period must be input. If shorter pulse than the period is input to the CNTR0 pin, the input may be disabled.




Figure 12.9 TXMR Register in Pulse Period Measurement Mode




Figure 12.10 Operation Example in Pulse Period Measurement Mode

12.2 Timer Y

Timer Y is an 8-bit timer with an 8-bit prescaler and has two reload registers-Timer Y Primary and Timer Y Secondary. Figure 12.11 shows a block diagram of Timer Y. Figures 12.12 to 12.14 show the TYZMR, PREY, TYSC, TYPR, TYZOC, PUM, and YCSS registers.

The Timer Y has two operation modes as follows:

- Timer mode: The timer counts an internal count source (clock source).
- Programmable waveform generation mode: The timer outputs pulses of a given width successively.




Figure 12.11 Timer Y Block Diagram




Figure 12.12 TYZMR Register




Figure 12.13 PREY Register, TYSC Register, TYPR Register, and TYZOC Register




Figure 12.14 PUM Register and TCSS Register

12.2.1 Timer Mode

In this mode, the timer counts an internally generated count source (see “Table 12.7 Timer Mode Specifications”). An external signal input to the CNTR1 pin can be counted. The TYSC register is unused in timer mode. Figure 12.15 shows the TYZMR and PUM registers in timer mode.

Table 12.7 Timer Mode Specifications

Item	Specification
Count source	f1, f8, fRING, external signal fed to CNTR1 pin
Count operation	<ul style="list-style-type: none"> • Down-count • When the timer underflows, it reloads the reload register contents before continuing counting (When the Timer Y underflows, the contents of the Timer Y primary reload register is reloaded.)
Divide ratio	$f_i / (n+1)(m+1)$ n: set value in PREY register, m: set value in TYPR register
Count start condition	Write “1” (count start) to TYS bit in TYZMR register
Count stop condition	Write “0” (count stop) to TYS bit in TYZMR register
Interrupt request generation timing	<ul style="list-style-type: none"> • When Timer Y underflows [Timer Y interrupt] • Rising or falling of $\overline{\text{INT2}}/\text{CNTR1}$ input [$\overline{\text{INT2}}$ interrupt]
$\overline{\text{INT2}}/\text{CNTR1}$ pin function	Programmable I/O port, count source input or $\overline{\text{INT2}}$ interrupt input
Read from timer	Count value can be read out by reading TYPR register. Same applies to PREY register.
Write to timer ¹	Value written to TYPR register is written to both reload register and counter or written to only reload register. Selected by program. Same applies to PREY register.
Select function	<ul style="list-style-type: none"> • Event counter function When setting TYCK1 to TYCK0 bits to “112”, an external signal fed to CNTR1 pin is counted. • $\overline{\text{INT2}}/\text{CNTR1}$ switching bit Active edge of count source is selected by R1EDG bit.

Notes:

1. The IR bit in the TYIC register is set to "1" (interrupt requested) if you write to the TYPR or PREY register while both of the following conditions are met.

Conditions:

- TYWC bit in TYZMR register is "0" (write to reload register and counter simultaneously)
- TYS bit is "1" (count start)

To write to the TYPR or PREY register in the above state, disable interrupts before writing.




Figure 12.15 TYZMR Register and PUM Register in Timer Mode

12.2.2 Programmable Waveform Generation Mode

In this mode, an signal output from the TYOUT pin is inverted each time the counter underflows, while the values in the TYPR register and TYSC register are counted alternately (see “Table 12.8 Programmable Waveform Generation Mode Specifications”). A counting starts by counting the set value in the TYPR register. Figure 12.16 shows the TYZMR register in programmable waveform generation mode. Figure 12.17 shows the operation example.

Table 12.8 Programmable Waveform Generation Mode Specifications

Item	Specification
Count source	f1, f8, fRING
Count operation	<ul style="list-style-type: none"> Down count When the timer underflows, it reloads the contents of primary reload register and secondary reload register alternately before continuing counting.
Period	$f_i / ((n+1)((m+1)+(p+1)))$ n: set value in PREY register, m: set value in TYPR register, p: set value in TYSC register
Count start condition	Write “1” (count start) to TYS bit in TYZMR register
Count stop condition	Write “0” (count stop) to TYS bit in TYZMR register
Interrupt request generation timing	In half of count source, after Timer Y underflows during secondary period (at the same time as the CNTR1 output change) [Timer Y interrupt].
INT2/CNTR1 pin functions	Pulse output ¹
Read from timer	Count value can be read out by reading TYPR register. Same applies to PREY register ² .
Write to timer	Value written to TYPR register is written to only reload register. Same applies to TYSC register and PREY register ³ .
Select function	<ul style="list-style-type: none"> Output level latch select function The output level during primary and secondary periods is selected by the TYOPL bit. Programmable waveform generation output switching function When the TYOCNT bit in the TYZOC register is set to “0”, the output from TYOUT is inverted synchronously when Timer Y underflows during the secondary period. And when set to “1”, a value in the P3_2 bit is output from TYOUT synchronously when Timer Y underflows during the secondary period⁴.

Notes:

1. When the counting stopped, the output level is that in the secondary period.
2. Even when counting the secondary period, read out the TYPR register.
3. The set value in the TYPR register and TYSC register are made effective by writing a value to the TYPR register. The written values are reflected to the waveform output from the next primary period after writing to the TYPR register.
4. The output is switched in sync with timer Y underflow in the secondary period.




Figure 12.16 TYZMR Register and PUM Register in Programmable Waveform Generation Mode




Figure 12.17 Timer Y Operation Example in Programmable Waveform Generation Mode

12.3 Timer Z

Timer Z is an 8-bit timer with an 8-bit prescaler and has two reload registers-Timer Z Primary and Timer Z Secondary. Figure 12.18 shows a block diagram of Timer Z. Figures 12.19 to 12.21 show the TYZMR, PREZ, TZSC, TZPR, TYZOC, PUM, and TCSS registers.

Timer Z has the following four operation modes.

- Timer mode: The timer counts an internal count source (clock source) or Timer Y underflow.
- Programmable waveform generation mode: The timer outputs pulses of a given width successively.
- Programmable one-shot generation mode: The timer outputs one-shot pulse.
- Programmable wait one-shot generation mode: The timer outputs delayed one-shot pulse.




Figure 12.18 Timer Z Block Diagram




Figure 12.19 TYZMR Register




Figure 12.20 PREZ Register, TZSC Register, TZPR Register, and TYZOC Register




Figure 12.21 PUM Register and TCSS Register

12.3.1 Timer Mode

In this mode, the timer counts an internally generated count source or Timer Y underflow (see "Table 12.9 Timer Mode Specifications"). The TZSC register is unused in timer mode. Figure 12.22 shows the TYZMR register and PUM register in timer mode.

Table 12.9 Timer Mode Specifications

Item	Specification
Count source	f1, f2, f8, Timer Y underflow
Count operation	<ul style="list-style-type: none"> • Down-count • When the timer underflows, it reloads the reload register contents before continuing counting (When the Timer Z underflows, the contents of the Timer Z primary reload register is reloaded.)
Divide ratio	$f_i / (n+1)(m+1)$ n: set value in PREZ register, m: set value in TZPR register
Count start condition	Write "1" (count start) to TZS bit in TYZMR register
Count stop condition	Write "0" (count stop) to TZS bit in TYZMR register
Interrupt request generation timing	<ul style="list-style-type: none"> • When Timer Z underflows [Timer Z interrupt] • Rising, falling, or both edges of $\overline{\text{INT0}}$ pin input [$\overline{\text{INT0}}$ interrupt]
TZOUT pin function	Programmable I/O port
$\overline{\text{INT0}}$ pin function	Programmable I/O port, or external interrupt input pin
Read from timer	Count value can be read out by reading TZPR register. Same applies to PREZ register.
Write to timer ¹	Value written to TZPR register is written to both reload register and counter or written to reload register only. Selected by program. Same applies to PREZ register.

Notes:

1. The IR bit in the TZIC register is set to "1" (interrupt requested) if you write to the TZPR or PREZ register while both of the following conditions are met.

<Conditions>

- TZWC bit in TYZMR register is set to "0" (write to reload register and counter simultaneously)
- TZS bit in TYZMR register is set to "1" (count start)

To write to the TZPR or PREZ register in the above state, disable interrupts before the writing.




Figure 12.22 TYZMR Register and PUM Register in Timer Mode

12.3.2 Programmable Waveform Generation Mode

In this mode, an signal output from the TZOUT pin is inverted each time the counter underflows, while the values in the TZPR register and TZSC register are counted alternately (see “Table 12.10 Programmable Waveform Generation Mode Specifications”). A counting starts by counting the value set in the TZPR register. Figure 12.23 shows TYZMR and PUM registers in this mode. The Timer Z operates in the same way as the Timer Y in this mode. See Figure 12.17 (Timer Y operation example in programmable waveform generation mode).

Table 12.10 Programmable Waveform Generation Mode Specifications

Item	Specification
Count source	f1, f2, f8, Timer Y underflow
Count operation	<ul style="list-style-type: none"> Down-count When the timer underflows, it reloads the contents of primary reload register and secondary reload register alternately before continuing counting.
Period	$f_i / ((n+1)((m+1)+(p+1)))$ n: set value in PREZ register, m: set value in TZPR register, p: set value in TZSC register
Count start condition	Write “1” (count start) to the TZS bit in the TYZMR register
Count stop condition	Write “0” (count stop) to the TZS bit in the TYZMR register
Interrupt request generation timing	In half of count source, after Timer Z underflows during secondary period (at the same time as the TZout output change) [Timer Z interrupt].
TZOUT pin function	Pulse output ¹
INT0 pin functions	Programmable I/O port, or external interrupt input pin
Read from timer	Count value can be read out by reading TZPR register. Same applies to PREZ register ² .
Write to timer	Value written to TZPR register is written to reload register only. Same applies to TZSC register and PREZ register ³ .
Select function	<ul style="list-style-type: none"> Output level latch select function The output level during primary and secondary periods is selected by the TZOPL bit. Programmable waveform generation output switching function When the TZOCNT bit in the TYZOC register is set to “0”, the output from TZOUT is inverted synchronously when the Timer Z underflows during the secondary period. And when set to “1”, a value in the P3_1 bit is output from TZOUT synchronously when the Timer Z underflows during the secondary period⁴.

Notes:

- When the counting stopped, the output level is that in the secondary period.
- Even when counting the secondary period, read out the TZPR register.
- The set value in the TZPR register and TZSC register are made effective by writing a value to the TZPR register. The set values are reflected to the waveform output beginning with the next primary period after writing to the Timer Z primary register.
- The output is switched in sync with timer Z underflow in the secondary period.




Figure 12.23 TYZMR Register and PUM Register in Programmable Waveform Generation Mode

12.3.3 Programmable One-shot Generation Mode

In this mode, upon program command or external trigger input (input to the $\overline{\text{INT0}}$ pin), the microcomputer outputs the one-shot pulse from the TZOUT pin (see “Table 12.11 Programmable One-shot Generation Mode Specifications”). When a trigger occurs, the timer starts operating from the point only once for a given period equal to the set value in the TZPR register. The TZSC is unused in this mode. Figure 12.24 shows the TYZMR register and PUM register in this mode. Figure 12.25 shows an operation example in this mode.

Table 12.11 Programmable One-shot Generation Mode Specifications

Item	Specification
Count source	f1, f2, f8, Timer Y underflow
Count operation	<ul style="list-style-type: none"> • Downcounts set value in TZPR register • When the timer underflows, it reloads the contents of reload register before stopping counting. • When a counting stops, the timer reloads the contents of the reload register before it stops.
Divide ratio	$f_i / (n+1)(m+1)$ n: set value in PREZ register, m: set value in TZPR register
Count start condition	<ul style="list-style-type: none"> • Set TZOS bit in TYZOC register to “1” (start one-shot)¹ • Input active trigger to $\overline{\text{INT0}}$ pin²
Count stop condition	<ul style="list-style-type: none"> • When reloading is completed after count value was set to “0016” • When TZS bit in TYZMR register is set to “0” (stop counting) • When TZOS bit in TYZOC register is set to “0” (stop one-shot)
Interrupt request generation timing	In half cycles of count source, after the timer underflows (at the same time as the TZout output ends) [Timer Z interrupt].
TZOUT pin function	Pulse output
$\overline{\text{INT0}}$ pin function	Programmable I/O port, external interrupt input pin, or external trigger input pin
Read from timer	Count value can be read out by reading TZPR register. Same applies to PREZ register.
Write to timer	Value written to TZPR register is written to reload register only ³ . Same applies to PREZ register.
Select function	<ul style="list-style-type: none"> • Output level latch select function Output level for one-shot pulse waveform is selected by TZOPL bit. • $\overline{\text{INT0}}$ pin one-shot trigger control function and polarity select function Trigger input from $\overline{\text{INT0}}$ pin can be set to active or inactive by INOSTG bit. Also, an active trigger's polarity can be selected by INOSEG bit.

Notes:

1. The TZS bit in the TYZMR register must be set to “1” (start counting).
2. The TZS bit must be set to “1” (start counting), the $\overline{\text{INT0}}$ EN bit in the INTEN register to “1” (enabling $\overline{\text{INT0}}$ input), and the INOSTG bit in the PUM register to “1” (enabling $\overline{\text{INT0}}$ one-shot trigger).




Figure 12.24 TYZMR Register and PUM Register in Programmable One-shot Generation Mode




Figure 12.25 Operation Example in Programmable One-shot Generation Mode

12.3.4 Programmable Wait One-shot Generation Mode

In this mode, upon program or external trigger input (input to the $\overline{\text{INT0}}$ pin), the microcomputer outputs the one-shot pulse from the TZOUT pin after waiting for a given length of time (see "Table 12.12 Programmable Wait One-shot Generation Mode Specifications"). When a trigger occurs, from this point, the timer starts outputting pulses only once for a given length of time equal to the set value in the TZSC register after waiting for a given length of time equal to the set value in the TZPR register. Figure 12.26 shows the TYZMR and PUM registers in this mode. Figure 12.27 shows an operation example in this mode.

Table 12.12 Programmable Wait One-shot Generation Mode Specifications

Item	Specification
Count source	f1, f2, f8, Timer Y underflow
Count operation	<ul style="list-style-type: none"> • Downcounts set value in Timer Z primary • When a counting of TZPR register underflows, the timer reloads the contents of TZSC register before continuing counting. • When a counting of TZSC register underflows, the timer reloads the contents of TZPR register before stopping counting. • When a counting stops, the timer reloads the contents of the reload register before it stops.
Wait time	$f_i/(n+1)(m+1)$ n: set value in PREZ register, m: set value in TZPR register
One-shot pulse output time	$f_i/(n+1)(p+1)$ n: set value in PREZ, p: set value in TZSC register
Count start condition	<ul style="list-style-type: none"> • Set TZOS bit in TYZOC register to "1" (start one-shot)¹ • Input active trigger to $\overline{\text{INT0}}$ pin²
Count stop condition	<ul style="list-style-type: none"> • When reloading is completed after Timer Z underflows during secondary period (at the same time as the TZout output ends) [Timer Z interrupt] • When TZS bit in TYZMR register is set to "0" (stop counting) • When TZOS bit in TYZOC register is set to "0" (stop one-shot)
Interrupt request generation timing	1 n half cycles of count source, after count value at counting TZSC register is set "0016" (at the same time as the TZout output change) [Timer Z interrupt]
TZOUT pin function	Pulse output
$\overline{\text{INT0}}$ pin function	Programmable I/O port, external interrupt input pin, or external trigger input pin
Read from timer	Count value can be read out by reading TZPR register. Same applies to PREZ register.
Write to timer	Value written to TZPR register and PREZ register are written to reload register only ³ . Same applies to TZSC register.
Select function	<ul style="list-style-type: none"> • Output level latch select function Output level for one-shot pulse waveform is selected by TZOPL bit. • $\overline{\text{INT0}}$ pin one-shot trigger control function and polarity select function Trigger input from $\overline{\text{INT0}}$ pin can be set to active or inactive by INOSTG bit. Also, an active trigger's polarity can be selected by INOSEG bit.

Notes:

1. The TZS bit in the TYZMR register must be set to "1" (start counting).
2. The TZS bit must be set to "1" (start counting), the INT0EN bit in the INTEN register to "1" (enabling $\overline{\text{INT0}}$ input), and the INOSTG bit in the PUM register to "1" (enabling $\overline{\text{INT0}}$ one-shot trigger).
3. The set values are reflected beginning with the next one-shot pulse after writing to the TZPR register.




Figure 12.26 TYZMR Register and PUM Register in Programmable Wait One-shot Generation Mode




Figure 12.27 Operation Example in Programmable Wait One-shot Generation Mode

12.4 Timer C

Timer C is a 16-bit timer. Figure 12.28 shows a block diagram of Timer C. Figure 12.29 shows a block diagram of PWM waveform generation unit. Figure 12.30 shows a block diagram of PWM waveform output unit.

The Timer C has two modes: input capture mode and output compare mode.

Figures 12.31 shows TC, TM0, TM1, and TCC0 registers. Figure 12.32 shows TCC1 and TCOOUT registers.




Figure 12.28 Timer C Block Diagram




Figure 12.29 CMP Waveform Generation Unit




Figure 12.30 CMP Waveform Output Unit




Figure 12.31 TC Register, TM0 Register, TM1 Register, TCC0 Register




Figure 12.32 TCC1 Register and TCOUT Register

12.4.1 Input Capture Mode

This mode uses an edge input to TCIN pin or the fRING128 clock as trigger to latch the timer value and generates an interrupt request. The TCIN input has a digital filter and this prevents an error caused by noise or so on from occurring. Table 12.13 shows specifications in input capture mode. Figure 12.33 shows an operation example of input capture mode.

Table 12.13 Input Capture Mode Specifications

Item	Specification
Count source	f1, f8, f32, fRING-fast
Count operation	<ul style="list-style-type: none"> Count up Transfer value in TC register to TM0 register at active edge of measurement pulse Value in TC register is set to "000016" when a counting stops
Count start condition	TCC00 bit in TCC0 register is set to "1" (count start)
Counter stop condition	TCC00 bit in TCC0 register is set to "0" (count stop)
Interrupt request generation timing	<ul style="list-style-type: none"> When active edge of measurement pulse is input [INT3 interrupt]² When Time C overflows [Timer C interrupt]
INT3/TCIN pin function	I/O port or measurement pulse input
Counter value reset timing	When TCC00 bit in TCC0 register is set to "0" (capture disabled)
Read from timer ¹	<ul style="list-style-type: none"> Count value can be read out by reading TC register. Count value at measurement pulse active edge input can be read out by reading TM0 register.
Write to timer	Write to TC register and TM0 register is disabled
Select function	<ul style="list-style-type: none"> INT3/TCIN polarity select function Measurement pulse active edge is selected by TCC03 to TCC04 bits Digital filter function Digital filter sampling frequency is selected by TCC11 to TCC10 bits Trigger select function TCIN input or fRING128 is selected by TCC07 bit.

Notes:

1. TC register and TM0 register must be read in 16-bit units.
2. The INT3 interrupt is acknowledged by digital filter delay and one count source delay (max.)




Figure 12.33 Operation Example of Timer C in Input Capture Mode

12.4.2 Output Compare Mode

In this mode, an interrupt request is generated when the value of TC register matches the value of TM0 or TM1 register. Table 12.14 shows specifications in output compare mode. Figure 12.34 shows an operation example of output compare mode.

Table 12.14 Output Compare Mode Specifications

Item	Specification
Count source	f1, f8, f32, FRING-fast
Count operation	<ul style="list-style-type: none"> Count up Value in TC register is set to "0000₁₆" when a counting stops
Count start condition	TCC00 bit in TCC0 register is set to "1" (count start)
Counter stop condition	TCC00 bit in TCC0 register is set to "0" (count stop)
Waveform output start condition	When "1" (CMP output enabled) is written to TCOUT0 to TCOUT5 bits. ²
Waveform output stop condition	When "0" (CMP output disabled) is written to TCOUT0 to TCOUT5 bits.
Interrupt request generation timing	<ul style="list-style-type: none"> When a match occurs in compare circuit 0 [compare 0 interrupt] When a match occurs in compare circuit 1 [compare 1 interrupt] When Time C overflows [Timer C interrupt]
INT3/TCIN pin function	I/O port
P10 to P12 pins and P30 to P32 pins function	I/O port or CMP output ²
Counter value reset timing	When TCC00 bit in TCC0 register is set to "0" (count stop)
Read from timer ¹	<ul style="list-style-type: none"> Value in compare register can be read out by reading TM0 register and TM1 register. Count value can be read out by reading TC register.
Write to timer	<ul style="list-style-type: none"> Write to TC register is disabled. Values written to TM0 register and TM1 register are stored in compare register at the following timings: <ul style="list-style-type: none"> When TM0 and TM1 registers are written if TCC00 bit is "0" (count stop) When counter overflows if TCC00 bit is "1" (in counting) and TCC12 bit in TCC1 register is "0" (free-run) When compare 1 matches counter if TCC00 bit is "1" and TCC12 bit is "1" (set TC register to "0000₁₆" at compare 1 match)
Select function	<ul style="list-style-type: none"> Timer C counter reload select function Counter value in TC register at match occurrence in compare circuit 1 is set or not set to "0000₁₆" selected by TCC12 bit in TCC1 register. Output level at match occurrence in compare circuit 0 can be selected by TCC15 to TCC14 bits in TCC1 register. Similarly, output level at match occurrence in compare circuit 1 can be selected by TCC17 to TCC16 bits in TCC1 register. Whether output is reversed or not can be selected by TCOUT1 to TCOUT0 bits in TCOUT register.

Notes:

1. TC, TM0, and TM1 registers should be accessed in 16-bit units.
2. These pins function as the CMP output pin only when the P1_i bit in the P1 register and the P3_i bit in the P3 register are set to "1" (high). (i=0 to 2)




Figure 12.34 Operation Example of Timer C in Output Compare Mode

13. Serial I/O

Serial I/O is configured with two channels: UART0 to UART1. UART0 and UART1 each have an exclusive timer to generate a transfer clock, so they operate independently of each other.

Figure 13.1 shows a block diagram of UARTi (i=0, 1). Figure 13.2 shows a block diagram of the UARTi transmit/receive.

UART0 has two modes: clock synchronous serial I/O mode, and clock asynchronous serial I/O mode (UART mode).

UART1 has only one mode, clock asynchronous serial I/O mode (UART mode).

Figures 13.3 to 13.5 show the UARTi-related registers.




Figure 13.1 UARTi (i=0, 1) Block Diagram




Figure 13.2 UARTi Transmit/Receive Unit




Figure 13.3 U0TB and U1TB Registers, U0RB and U1RB Registers, and U0BRG and U1BRG Registers




Figure 13.4 U0MR and U1MR Registers and U0C0 and U1C0 Registers




Figure 13.5 U0C1 and U1C1 Registers and UCON Register

13.1 Clock Synchronous Serial I/O Mode

The clock synchronous serial I/O mode uses a transfer clock to transmit and receive data. This mode can be selected with UART0. Table 13.1 lists the specifications of the clock synchronous serial I/O mode. Table 13.2 lists the registers used in clock synchronous serial I/O mode and the register values set.

Table 13.1 Clock Synchronous Serial I/O Mode Specifications

Item	Specification
Transfer data format	<ul style="list-style-type: none"> Transfer data length: 8 bits
Transfer clock	<ul style="list-style-type: none"> CKDIR bit in U0MR register is set to "0" (internal clock): $f_i/2(n+1)$ $f_i=f_{1SIO}, f_{8SIO}, f_{32SIO}$ n=setting value in UiBRG register: 00₁₆ to FF₁₆ CKDIR bit is set to "1" (external clock): input from CLK0 pin
Transmission start condition	<ul style="list-style-type: none"> Before transmission can start, the following requirements must be met¹ <ul style="list-style-type: none"> TE bit in U0C1 register is set to "1" (transmission enabled) TI bit in U0C1 register is set to "0" (data present in U0TB register)
Reception start condition	<ul style="list-style-type: none"> Before reception can start, the following requirements must be met¹ <ul style="list-style-type: none"> RE bit in U0C1 register is set to "1" (reception enabled) TE bit in U0C1 register is set to "1" (transmission enabled) TI bit in U0C1 register is set to "0" (data present in the U0TB register)
Interrupt request generation timing	<ul style="list-style-type: none"> For transmission, one of the following conditions can be selected <ul style="list-style-type: none"> U0IRS bit is set to "0" (transmit buffer empty): when transferring data from U0TB register to UART0 transmit register (at start of transmission) U0IRS bit is set to "1" (transfer completed): when serial I/O finished sending data from UARTi transmit register For reception <ul style="list-style-type: none"> When transferring data from the UART0 receive register to the U0RB register (at completion of reception)
Error detection	<ul style="list-style-type: none"> Overrun error² This error occurs if serial I/O started receiving the next data before reading the U0RB register and received the 7th bit of the next data
Select function	<ul style="list-style-type: none"> CLK polarity selection Transfer data input/output can be chosen to occur synchronously with the rising or the falling edge of the transfer clock LSB first, MSB first selection Whether to start sending/receiving data beginning with bit 0 or beginning with bit 7 can be selected Continuous receive mode selection Reception is enabled immediately by reading the U0RB register

Notes:

- When an external clock is selected, the conditions must be met while if the U0C0 register0 CKPOL bit = 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock), the external clock is in the high state; if the CKPOL bit in the U0C0 register is set to "1" (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the low state.
- If an overrun error occurs, the value of U0RB register will be indeterminate. The IR bit of S0RIC register does not change.

Table 13.2 Registers to Be Used and Settings in Clock Synchronous Serial I/O Mode

Register	Bit	Function
U0TB	0 to 7	Set transmission data
U0RB	0 to 7	Reception data can be read
	OER	Overrun error flag
U0BRG	0 to 7	Set a transfer rate
U0MR	SMD2 to SMD0	Set to "0012"
	CKDIR	Select the internal clock or external clock
U0C0	CLK1 to CLK0	Select the count source for the U0BRG register
	TXEPT	Transmit register empty flag
	NCH	Select TxD0 pin output mode
	CKPOL	Select the transfer clock polarity
	UFORM	Select the LSB first or MSB first
U0C1	TE	Set this bit to "1" to enable transmission/reception
	TI	Transmit buffer empty flag
	RE	Set this bit to "1" to enable reception
	RI	Reception complete flag
UCON	U0IRS	Select the source of UART0 transmit interrupt
	U0RRM	Set this bit to "1" to use continuous receive mode
	TXDISEL	Set to "0"
	TXDIEN	Set to "0"

Notes:


1. Not all register bits are described above. Set those bits to "0" when writing to the registers in clock synchronous serial I/O mode.

Table 13.3 lists the functions of the input/output pins during clock synchronous serial I/O mode. Note that for a period from when the UART0 operation mode is selected to when transfer starts, the TxD0 pin outputs an "H". (If the Nch bit is set to "1", this pin is in a high-impedance state.)

Table 13.3 Pin Functions

Pin name	Function	Method of selection
TxD0 (P14)	Serial data output	(Outputs dummy data when performing reception only)
RxD0 (P15)	Serial data input	PD1 register PD1_5 bit=0 (P15 can be used as an input port when performing transmission only)
CLK0 (P16)	Transfer clock output	U0MR register CKDIR bit=0
	Transfer clock input	U0MR register CKDIR bit=1 PD1 register PD1_6 bit=0

• Example of transmit timing (when internal clock is selected)




$$T_c = T_{CLK} = 2(n + 1) / f_i$$

fi: frequency of U0BRG count source (f1SIO, f8SIO, f32SIO)
 n: value set to U0BRG register

The above timing diagram applies to the case where the register bits are set as follows:

- U0MR register CKDIR bit = 0 (internal clock)
- U0C0 register CKPOL bit = 0 (transmit data output at the falling edge and receive data taken in at the rising edge of the transfer clock)
- U0IRS bit = 0 (an interrupt request occurs when the transmit buffer becomes empty):

• Example of receive timing (when external clock is selected)



The above timing diagram applies to the case where the register bits are set as follows:

- U0MR register CKDIR bit = 1 (external clock)
- U0C0 register CKPOL bit = 0 (transmit data output at the falling edge and receive data taken in at the rising edge of the transfer clock)

Make sure the following conditions are met when input to the CLK0 pin before receiving data is high:

- U0C1 register TE bit = 1 (transmit enabled)
- U0C1 register RE bit = 1 (receive enabled)
- Write dummy data to the U0TB register

fEXT: frequency of external clock

Figure 13.6 Transmit and Receive Operation

13.1.1 Polarity Select Function

Figure 13.7 shows the polarity of the transfer clock. Use the CKPOL bit in the U0C0 register to select the transfer clock polarity.




Figure 13.7 Transfer Clock Polarity

13.1.2 LSB First/MSB First Select Function

Figure 13.8 shows the transfer format. Use the UFORM bit in the U0C0 register to select the transfer format.




Figure 13.8 Transfer Format

13.1.3 Continuous Receive Mode

The unit is configured to continuous receive mode by setting the U0RRM bit in the UCON register to “1” (enabling continuous receive mode). In this mode, reading the U0RB register enables data reception without resetting dummy data to the U0TB register. When the U0RRM bit is set to “1”, avoid writing dummy data to U0TB register in a program.

13.2 Clock Asynchronous Serial I/O (UART) Mode

The UART mode allows transmitting and receiving data after setting the desired transfer rate and transfer data format. Tables 13.4 lists the specifications of the UART mode. Table 13.5 lists the registers and settings for UART mode.

Table 13.4 UART Mode Specifications

Item	Specification
Transfer data format	<ul style="list-style-type: none"> • Character bit (transfer data): selectable from 7, 8 or 9 bits • Start bit: 1 bit • Parity bit: selectable from odd, even, or none • Stop bit: selectable from 1 or 2 bits
Transfer clock	<ul style="list-style-type: none"> • UiMR(i=0, 1) register CKDIR bit = 0 (internal clock) : $f_j / 16(n+1)$ $f_j = f_{1SIO}, f_{8SIO}, f_{32SIO}$ n=setting value in UiBRG register: 00₁₆ to FF₁₆ • CKDIR bit = "1" (external clock) : $f_{EXT} / 16(n+1)$ f_{EXT}: input from CLKi pin n=setting value in UiBRG register: 00₁₆ to FF₁₆
Transmission start condition	<ul style="list-style-type: none"> • Before transmission can start, the following requirements must be met <ul style="list-style-type: none"> – TE bit in UiC1 register= 1 (transmission enabled) – TI bit in UiC1 register = 0 (data present in UiTB register)
Reception start condition	<ul style="list-style-type: none"> • Before reception can start, the following requirements must be met <ul style="list-style-type: none"> – RE bit in UiC1 register= 1 (reception enabled) – Start bit detection
Interrupt request generation timing	<ul style="list-style-type: none"> • For transmission, one of the following conditions can be selected <ul style="list-style-type: none"> – UiIRS bit = 0 (transmit buffer empty): when transferring data from UiTB register to UARTi transmit register (at start of transmission) – UiIRS bit =1 (transfer completed): when serial I/O finished sending data from UARTi transmit register • For reception <ul style="list-style-type: none"> When transferring data from UARTi receive register to UiRB register (at completion of reception)
Error detection	<ul style="list-style-type: none"> • Overrun error¹ This error occurs if serial I/O started receiving the next data before reading UiRB register and received the bit one before the last stop bit of the next data • Framing error This error occurs when the number of stop bits set is not detected • Parity error This error occurs when if parity is enabled, the number of 1's in parity and character bits does not match the number of 1's set • Error sum flag This flag is set (= 1) when any of the overrun, framing, and parity errors is encountered
Select function	<ul style="list-style-type: none"> • TXD10, RXD1 selection (UART) P37 pin can be used as RXD1 pin or TXD10 pin in UART1. Select by a program. • TXD11 pin selection (UART1) P00 pin can be used as TXD11 pin in UART1 or port P00. Select by a program.

Notes:

1. If an overrun error occurs, the value of UORB register will be indeterminate. The IR bit in the SORIC register does not change.

Table 13.5 Registers to Be Used and Settings in UART Mode

Register	Bit	Function
UiTB	0 to 8	Set transmission data ¹
UiRB	0 to 8	Reception data can be read ¹
	OER,FER,PER,SUM	Error flag
UiBRG	---	Set a transfer rate
UiMR	SMD2 to SMD0	Set these bits to '1002' when transfer data is 7 bits long Set these bits to '1012' when transfer data is 8 bits long Set these bits to '1102' when transfer data is 9 bits long
	CKDIR	Select the internal clock or external clock ²
	STPS	Select the stop bit
	PRY, PRYE	Select whether parity is included and whether odd or even
UiC0	CLK0, CLK1	Select the count source for the UiBRG register
	TXEPT	Transmit register empty flag
	NCH	Select TxDi pin output mode
	UFORM	LSB first or MSB first can be selected when transfer data is 8 bits long. Set this bit to "0" when transfer data is 7 or 9 bits long.
UiC1	TE	Set this bit to "1" to enable transmission
	TI	Transmit buffer empty flag
	RE	Set this bit to "1" to enable reception
	RI	Reception complete flag
UCON	U0IRS, U1IRS	Select the source of UART0/UART1 transmit interrupt
	U0RRM	Set to "0"
	TXD1SEL	Select output pin for UART1 transfer data
	TXD1EN	Select TxD10 or RxD1 to be used

Notes:

1. The bits used for transmit/receive data are as follows: Bit 0 to bit 6 when transfer data is 7 bits long; bit 0 to bit 7 when transfer data is 8 bits long; bit 0 to bit 8 when transfer data is 9 bits long.
2. An external clock can be selected in UART0 only.

Table 13.6 lists the functions of the input/output pins during UART mode. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs an "H". (If the N-channel open-drain output is selected, this pin is in a high-impedance state.)

Table 13.6 I/O Pin Functions

Pin name	Function	Method of selection
TxD0 (P14)	Serial data output	(Cannot be used as a port when performing reception only)
RxD0 (P15)	Serial data input	PD1 register PD1_5 bit=0 (Can be used as an input port when performing transmission only)
CLK0 (P16)	Transfer clock output	U0MR register CKDIR bit=0
	Transfer clock input	U0MR register CKDIR bit=1 PD1 register PD1_6 bit=0
TxD10/RxD1 (P37)	Serial data output	TXD1EN=1
	Serial data input	TXD1EN=0, PD3 register PD3_7 bit=0
TxD11 (P00)	Serial data output	Serial data output, TXD1SEL=1




Figure 13.9 Transmit Operation




Figure 13.10 Receive Operation

13.2.1 TxD10/RxD1 Select Function (UART1)

P37 can be used as TxD10 output pin or RxD1 input pin by selecting with the TXD1EN bit in the UCON register. P37 is used as TxD10 output pin if the TXD1EN bit is set to "1" (TxD10) and used as RxD1 input pin if set to "0" (RxD1).

13.2.2 TxD11 Select Function (UART1)

P00 can be used as TxD11 output pin or a port by selecting with the TXD1SEL bit in the UCON register. P00 is used as TxD11 output pin if the TXD1SEL bit is set to "1" (TxD11) and used as an I/O port if set to "0" (P00).

14. A-D Converter

The A-D converter consists of one 10-bit successive approximation A-D converter circuit with a capacitive coupling amplifier. The analog inputs share the pins with P00 to P07 and P10 to P13. Therefore, when using these pins, make sure the corresponding port direction bits are set to "0" (input mode).

When not using the A-D converter, set the VCUT bit to "0" (Vref unconnected), so that no current will flow from the VREF pin into the resistor ladder, helping to reduce the power consumption of the chip.

The result of A-D conversion is stored in the AD register.

Table 14.1 shows the performance of the A-D converter. Figure 14.1 shows a block diagram of the A-D converter, and Figures 14.2 and 14.3 show the A-D converter-related registers.

Table 14.1 Performance of A-D converter

Item	Performance
Method of A-D conversion	Successive approximation (capacitive coupling amplifier)
Analog input voltage ¹	0V to Vref
Operating clock ϕ_{AD} ²	AVCC = 5V f_{AD} , divide-by-2 of f_{AD} , divide-by-4 of f_{AD} AVCC = 3V divide-by-2 of f_{AD} , divide-by-4 of f_{AD}
Resolution	8-bit or 10-bit (selectable)
Integral nonlinearity error	AVCC = Vref = 5V • 8-bit resolution ± 2 LSB • 10-bit resolution ± 3 LSB AVCC = Vref = 3.3 V • 8-bit resolution ± 2 LSB • 10-bit resolution ± 5 LSB
Operating modes	One-shot mode and repeat mode ³
Analog input pins	12 pins (AN0 to AN11)
A-D conversion start condition	ADST bit in ADCON0 register is set to "1" (A-D conversion starts)
Conversion speed per pin	• Without sample and hold function 8-bit resolution: 49 ϕ_{AD} cycles, 10-bit resolution: 59 ϕ_{AD} cycles • With sample and hold function 8-bit resolution: 28 ϕ_{AD} cycles, 10-bit resolution: 33 ϕ_{AD} cycles

Notes:

- Does not depend on use of sample and hold function.
- The frequency of ϕ_{AD} must be 10 MHz or less.
 When Vcc is less than 4.2V, ϕ_{AD} must be $f_{AD}/2$ or less by dividing f_{AD} .
 Without sample and hold function, the ϕ_{AD} frequency should be 250 kHz or more.
 With the sample and hold function, the ϕ_{AD} frequency should be 1 MHz or more.
- In repeat mode, only 8-bit mode can be used.




Figure 14.1 A-D Converter Block Diagram




Figure 14.2 ADCON0 Register and ADCON1 Register




Figure 14.3 ADCON2 Register and AD Register

14.1 One-shot Mode

In one-shot mode, the input voltage on one selected pin is A-D converted once. Table 14.2 lists the specifications of one-shot mode. Figure 14.4 shows the ADCON0 and ADCON1 registers in one-shot mode.

Table 14.2 One-shot Mode Specifications

Item	Specification
Function	Input voltage on one pin selected by CH2 to CH0 and ADGSEL0 bit is A-D converted once.
Start condition	Set ADST bit to "1"
Stop condition	<ul style="list-style-type: none">• Completion of A-D conversion (ADST bit is set to "0")• Set ADST bit to "0"
Interrupt request generation timing	End of A-D conversion
Input pin	One of AN0 to AN11, as selected
Reading of result of A-D converter	Read A-D register




Figure 14.4 ADCON0 Register and ADCON1 Registers in One-shot Mode

14.2 Repeat Mode

In repeat mode, the input on one selected pin is A-D converted repeatedly. Table 14.3 lists the specifications of repeat mode. Figure 14.5 shows the ADCON0 and ADCON1 registers in repeat mode.

Table 14.3 Repeat Mode Specifications

Item	Specification
Function	Input voltage on one pin selected by CH2 to CH0 and ADGSEL0 bits is A-D converted repeatedly
Start condition	Set ADST bit to "1"
Stop condition	Set ADST bit to "0"
Interrupt request generation timing	None generated
Input pin	One of AN0 to AN11, as selected
Reading of result of A-D converter	Read AD register




Figure 14.5 ADCON0 Register and ADCON1 Register in Repeat Mode

14.3 Sample and Hold

If the SMP bit in the ADCON2 register is set to "1" (with sample-and-hold), the conversion speed per pin is increased to 28 ϕ AD cycles for 8-bit resolution or 33 ϕ AD cycles for 10-bit resolution. Sample-and-hold is effective in all operation modes. Select whether or not to use the sample-and-hold function before starting A-D conversion.

15. Programmable I/O Ports

15.1 Description

The programmable input/output ports (hereafter referred to as "I/O ports") consist of 22 lines P0, P1, P30 to P33, P37, and P45. Each port can be set for input or output every line by using a direction register, and can also be chosen to be or not be pulled high every 4 lines. The port P1 allows the drive capacity of its N-channel output transistor to be set as necessary. The port P1 can be used as LED drive port if the drive capacity is set to "HIGH".

P46 and P47 can be used as an input only port if the main clock oscillation circuit is not used.

Figures 15.1 to 15.5 show the I/O ports. Figure 15.6 shows the I/O pins.

Each pin functions as an I/O port or a peripheral function input/output.

For details on how to set peripheral functions, refer to each functional description in this manual. If any pin is used as a peripheral function input, set the direction bit for that pin to "0" (input mode). Any pin used as an output pin for peripheral functions is directed for output no matter how the corresponding direction bit is set.

15.1.1 Port Pi Direction Register (PDi Register, i = 0, 1, 3, 4)

Figure 15.6 shows the PDi register.

This register selects whether the I/O port is to be used for input or output. The bits in this register correspond one for one to each port.

15.1.2 Port Pi Register (Pi Register, i = 0 to 4)

Figure 15.7 shows the Pi register.

Data input/output to and from external devices are accomplished by reading and writing to the Pi register. The Pi register consists of a port latch to hold the input/output data and a circuit to read the pin status. For ports set for input mode, the input level of the pin can be read by reading the corresponding Pi register, and data can be written to the port latch by writing to the Pi register.

For ports set for output mode, the port latch can be read by reading the corresponding Pi register, and data can be written to the port latch by writing to the Pi register. The data written to the port latch is output from the pin. The bits in the Pi register correspond one for one to each port.

15.1.3 Pull-up Control Register 0, Pull-up Control Register 1 (PUR0 and PUR1 Registers)

Figure 15.8 shows the PUR0 and PUR1 registers.

The PUR0 and PUR1 register bits can be used to select whether or not to pull the corresponding port high in 4 bit units. The port chosen to be pulled high has a pull-up resistor connected to it when the direction bit is set for input mode.

15.1.4 Port P1 Drive Capacity Control Register (DRR Register)

Figure 15.8 shows the DRR register.

The DRR register is used to control the drive capacity of the port P1 N-channel output transistor. The bits in this register correspond one for one to each port.




Figure 15.1 Programmable I/O Ports (1)




Figure 15.2 Programmable I/O Ports (2)




Figure 15.3 Programmable I/O Ports (3)




Figure 15.4 Programmable I/O Ports (4)




Figure 15.5 Programmable I/O Port (4)




Figure 15.6 I/O Pins




Figure 15.7 PD0 Register, PD1 Register, PD3 Register, and PD4 Register




Figure 15.8 P0 Register to P4 Register




Figure 15.9 PUR0 Register, PUR1 Register, and DRR Register

15.2 Unassigned Pin Handling

Table 15.1 lists the handling of unassigned pins.

Table 15.1 Unassigned Pin Handling

Pin name	Connection
Ports P0, P1, P30 to P33, P45	After setting for input mode, connect every pin to Vss via a resistor(pull-down); or after setting for output mode, leave these pins open ^{1, 2} .
Ports P46, P47	Connect to VCC via resistor (pull-up) ²
AVCC, VREF	Connect to VCC
AVSS	Connect to VSS
$\overline{\text{RESET}}$ ³	Connect to VCC (pull-up) ²

Notes:

1. When these ports are set for output mode and left open, they remain input mode until they are set for output mode by a program. The voltage level of these pins may be unstable and the power supply voltage may increase for the time the ports remain input mode.
The content of the direction registers may change due to noise or runaway caused by noise. In order to enhance program reliability, set the direction registers periodically by a program.
2. Connect these unassigned pins to the microcomputer using the shortest wire length (within 2 cm) possible.
3. When power-on reset is used.

16. Electrical Characteristics

Table 16.1 Absolute Maximum Ratings

Symbol	Parameter	Condition	Rated value	Unit
V _{CC}	Supply voltage	V _{CC} =AV _{CC}	-0.3 to 6.5	V
AV _{CC}	Analog supply voltage	V _{CC} =AV _{CC}	-0.3 to 6.5	V
V _I	Input voltage		-0.3 to V _{CC} +0.3	V
V _O	Output voltage		-0.3 to V _{CC} +0.3	V
P _d	Power dissipation	T _{opr} =25 °C	300	mW
T _{opr}	Operating ambient temperature		-20 to 85 / -40 to 85 (D version)	°C
T _{stg}	Storage temperature		-65 to 150	°C

Table 16.2 Recommended Operating Conditions

Symbol	Parameter	Conditions	Standard			Unit	
			Min.	Typ.	Max.		
V _{CC}	Supply voltage		2.7	5.0	5.5	V	
AV _{CC}	Analog supply voltage		(NOTE3, 4)	V _{CC}	—	V	
V _{SS}	Supply voltage		—	0	—	V	
AV _{SS}	Analog supply voltage		—	0	—	V	
V _{IH}	"H" input voltage		0.8V _{CC}	—	V _{CC}	V	
V _{IL}	"L" input voltage		0	—	0.2V _{CC}	V	
I _{OH (sum)}	"H" peak all output currents	Sum of all pins' IOH (peak)	—	—	-60.0	mA	
I _{OH (peak)}	"H" peak output current		—	—	-10.0	mA	
I _{OH (avg)}	"H" average output current		—	—	-5.0	mA	
I _{OL (sum)}	"L" peak all output currents	Sum of all pins' IOL (peak)	—	—	60	mA	
I _{OL (peak)}	"L" peak output current	Except P10 to P17	—	—	10	mA	
		P10 to P17	Drive ability HIGH	—	—	30	mA
			Drive ability LOW	—	—	10	mA
I _{OL (avg)}	"L" average output current	Except P10 to P17	—	—	5	mA	
		P10 to P17	Drive ability HIGH	—	—	15	mA
			Drive ability LOW	—	—	5	mA
f (XIN)	Main clock input oscillation frequency	3.0V ≤ V _{CC} ≤ 5.5V	0	—	20	MHz	
		2.7V ≤ V _{CC} < 3.0V	0	—	10	MHz	

Note

- 1: Referenced to V_{CC} = AV_{CC} = 2.7 to 5.5V at T_{opr} = -20 to 85 °C / -40 to 85 °C unless otherwise specified.
- 2: The mean output current is the mean value within 100ms.
- 3: When using 10 bit resolution mode of A-D converter, set AV_{CC} ≥ 4.2V.
- 4: When using sample & hold function of A-D converter, set AV_{CC} ≥ 4.2V.

Table 16.3 A-D Conversion Characteristics

Symbol	Parameter		Measuring condition	Standard			Unit
				Min.	Typ.	Max.	
–	Resolution		V _{ref} = V _{CC}			10	Bit
–	Absolute accuracy	10 bit mode	f(XIN)=∅AD=10 MHz, V _{ref} =V _{CC} =5.0V			±3	LSB
		8 bit mode	f(XIN)=∅AD=10 MHz, V _{ref} =V _{CC} =5.0V			±2	LSB
		10 bit mode	f(XIN)=∅AD=10 MHz, V _{ref} =V _{CC} =3.3V			±5	LSB
		8 bit mode	f(XIN)=∅AD=10 MHz, V _{ref} =V _{CC} =3.3V			±2	LSB
R _{LADDER}	Ladder resistance		V _{REF} =V _{CC}	10		40	kΩ
t _{CONV}	Conversion time	10 bit mode	f(XIN)=∅AD=10 MHz, V _{ref} =V _{CC} =5.0V	3.3			μs
		8 bit mode	f(XIN)=∅AD=10 MHz, V _{ref} =V _{CC} =5.0V	2.8			μs
t _{SAMP}	Sampling time			TBD			μs
V _{REF}	Reference voltage			2.0		V _{CC}	V
V _{IA}	Analog input voltage			0		V _{ref}	V
–	A-D operation clock frequency ²	Without sample & hold		0.25		10	MHz
		With sample & hold		1.0		10	MHz

Note

- 1: Referenced to V_{CC}=AV_{CC}=2.7 to 5.5V at Topr = -20 to 85 °C / -40 to 85 °C unless otherwise specified.
- 2: When f_{AD} is 10 MHz more, divide the f_{AD} and make A-D operation clock frequency (∅_{AD}) lower than 10 MHz.
- 3: When the V_{CC} is less than 4.2V, divide the f_{AD} and make A-D operation clock frequency (∅_{AD}) lower than f_{AD}/2.

Table 16.4 Flash Memory Version Electrical Characteristics

Symbol	Parameter	Measuring condition	Standard			Unit
			Min.	Typ.	Max.	
–	Byte program time		—	75	TBD	μs
–	Block erase time		—	400	TBD	ms
–	Program, Erase Voltage		2.7	—	5.5	V
–	Read Voltage		2.7	—	5.5	V
–	Program, Erase Temperature		0	—	60	°C

Note

- 1: Referenced to V_{CC1}=AV_{CC}=2.7 to 5.5V at Topr = 0 to 60 °C unless otherwise specified.

Table 16.5 Voltage Detection Circuit Electrical Characteristics

Symbol	Parameter	Measuring condition	Min.	Standard		Unit
				Typ.	Max.	
V _{det4}	Voltage detection level		3.3	3.8	4.3	V
	Voltage detection interrupt request generating time ²			40		V
	Voltage detection circuit self consumption current	VC27="1"			TBD	V
t _{d(E-A)}	Waiting time till voltage detection circuit operation starts ³				20	V

Note

- 1: The measuring condition is V_{CC}=AV_{CC}=5.0 V and Topr=25 °C.
- 2: This shows the time till the voltage detection interrupt request is generated since the voltage passes V_{det}.
- 3: This shows the required time till the voltage detection circuit operates when setting to "1" again.

Table 16.6 Power-on Reset Circuit Electrical Characteristics

Symbol	Parameter	Measuring condition	Standard			Unit
			Min.	Typ.	Max.	
	Power-on reset start time ²	V _{cc} <0.5V	TBD			ms
	Power-on reset cancel operation start voltage		3.3	3.8	4.3	V
	Hardware reset 2 cancel operation start voltage		3.3	3.8	4.3	V
	Supply start up condition when using power-on reset circuit	Intergradation time to 0V<2.7V			TBD	ms

Note

- 1: The measuring condition is V_{cc}=AV_{cc}=5.0 V and Topr=25 °C.
- 2: Keep V_{cc}<0.5V for over regulated time to execute the reset operation.

Table 16.7 High-speed Ring Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Measuring condition	Standard			Unit
			Min.	Typ.	Max.	
	Settable high-speed ring oscillator minimum period	Set "0016" in the HR1 register		TBD		ns
	High-speed ring oscillator adjusted unit	Differences when setting "0116" and "0016" in the HR register		1		ns

Note

- 1: The measuring condition is V_{cc}=AV_{cc}=5.0 V and Topr=25 °C.

Table 16.8 Power Circuit Timing Characteristics

Symbol	Parameter	Measuring condition	Standard			Unit
			Min.	Typ.	Max.	
td(P-R)	Time for internal power supply stabilization during powering-on ²				2	ms
td(R-S)	STOP release time ³				150	μs

Note

- 1: The measuring condition is V_{cc}=AV_{cc}=2.7 to 5.0 V and Topr=25 °C.
- 2: This shows the wait time until the internal power supply generating circuit is stabilized during power-on.
- 3: This shows the time till BCLK starts from the interrupt acknowledgement to cancel stop mode.

Table 16.9 Electrical Characteristics (1) [Vcc=5V]

Symbol	Parameter		Measuring condition	Standard			Unit
				Min.	Typ.	Max.	
VOH	"H" output voltage	Except XOUT	IOH=-5mA	Vcc-2.0		Vcc	V
			IOH=-200µA	Vcc-0.3		Vcc	V
		XOUT	Drive ability HIGH IOH=-1 mA	Vcc-2.0		Vcc	V
			Drive ability LOW IOH=-500µA	Vcc-2.0		Vcc	V
VOL	"L" output voltage	P10 to P17 Except XOUT	IOH= 5 mA			2.0	V
			IOH= 200 µA			0.45	V
		P10 to P17	Drive ability HIGH IOH= 10 mA			2.0	V
			Drive ability LOW IOH= 5 mA			2.0	V
		XOUT	Drive ability HIGH IOH= 1 mA			2.0	V
			Drive ability LOW IOH=500µA			2.0	V
VT+-VT-	Hysteresis	INT0, INT1, INT2, INT3, KI0, KI1, KI2, KI3, CNTR0, CNTR1, TCIN, RXD0, RXD1		0.2		1.0	V
		RESET		0.2		2.2	V
IiH	"H" input current		Vi=5V			5.0	µA
IiL	"L" input current		Vi=0V			-5.0	µA
RpULLUP	Pull-up resistance		Vi=0V	30	50	167	kΩ
RfXIN	Feedback resistance	XIN			1.0		MΩ
fRING	Low ring oscillator frequency			40	125	250	kHz
VRAM	RAM retention voltage		At stop mode	2.0			V

Note

1 : Referenced to Vcc=AVcc=4.2 to 5.5V at Topr = -20 to 85 °C / -40 to 85 °C, f(BCLK)=20MHz unless otherwise specified.

Table 16.10 Electrical Characteristics (2) [Vcc=5V]

Symbol	Parameter	Measuring condition		Min.	Standard		Unit
					Typ.	Max.	
I _{cc}	Power supply current (V _{cc1} =4.2 to 5.5V) In single-chip mode, the output pins are open and other pins are V _{ss}	High-speed mode	X _{IN} =20 MHz (square wave) High-speed ring oscillator off Low-speed ring oscillator on=100 kHz No division		9.0	TBD	mA
			X _{IN} =5 MHz (square wave) High-speed ring oscillator off Low-speed ring oscillator on=100 kHz No division		3.5		mA
		Medium-speed mode	X _{IN} =20 MHz (square wave) High-speed ring oscillator off Low-speed ring oscillator on=100 kHz Division by 8		TBD		mA
			X _{IN} =5 MHz (square wave) High-speed ring oscillator off Low-speed ring oscillator on=100 kHz Division by 8		TBD		mA
		High-speed ring oscillator mode	Main clock off High-speed ring oscillator on=8 MHz Low-speed ring oscillator on=100 kHz No division		TBD	TBD	mA
			Main clock off High-speed ring oscillator on=8 MHz Low-speed ring oscillator on=100 kHz Division by 8		TBD		mA
		Low-speed ring oscillator mode	Main clock off High-speed ring oscillator off Low-speed ring oscillator on=100 kHz Division by 8		0.8		mA
		Wait mode	Main clock off High-speed ring oscillator off Low-speed ring oscillator on=100 kHz At wait mode ² Peripheral clock operation		43		μA
Wait mode	Main clock off High-speed ring oscillator off Low-speed ring oscillator on=100 kHz At wait mode ² Peripheral clock off		33		μA		
Stop mode	Main clock off High-speed ring oscillator off Low-speed ring oscillator off CM10= "1" Peripheral clock off		1.0	TBD	μA		

Note

- 1: The power supply current measuring is executed using the measuring program on frash memory.
- 2: Timer Y is operated with timer mode.

Table 16.11 Electrical Characteristics (3) [Vcc=3V]

Symbol	Parameter		Measuring condition	Standard			Unit
				Min.	Typ.	Max.	
VOH	"H" output voltage	Except XOUT	IOH=-1mA	Vcc-0.5		Vcc	V
		XOUT	Drive ability HIGH IOH=-0.1 mA	Vcc-0.5		Vcc	V
			Drive ability LOW IOH=-50 μA	Vcc-0.5		Vcc	V
VOL	"L" output voltage	P10 to P17 Except XOUT	IOH= 1 mA			0.5	V
		P10 to P17	Drive ability HIGH IOH= 2 mA			0.5	V
			Drive ability LOW IOH= 1 mA			0.5	V
		XOUT	Drive ability HIGH IOH= 0.1 mA			0.5	V
			Drive ability LOW IOH=50 μA			0.5	V
VT+ - VT-	Hysteresis	INT0, INT1, INT2, INT3, KI0, KI1, KI2, KI3, CNTR0, CNTR1, TCIN, RxD0, RxD1		0.2		0.8	V
		RESET		0.2		1.8	V
IiH	"H" input current		Vi=3V			4.0	μA
IiL	"L" input current		Vi=0V			-4.0	μA
RPULLUP	Pull-up resistance		Vi=0V	66	160	500	kΩ
RMIN	Feedback resistance	XIN			3.0		MΩ
fRING-S	Low-speed ring oscillator frequency			40	125	250	kHz
V _{RAM}	RAM retention voltage		At stop mode	2.0			V

Note

1 : Referenced to Vcc=AVcc=2.7 to 3.3V at Topr = -20 to 85 °C / -40 to 85 °C, f(BCLK)=5MHz unless otherwise specified.

Table 16.12 Electrical Characteristics (4) [Vcc=3V]

Symbol	Parameter	Measuring condition		Standard			Unit
				Min.	Typ.	Max.	
I _{CC}	Power supply current (V _{CC1} =2.7 to 3.3V) In single-chip mode, the output pins are open and other pins are V _{SS}	High-speed mode	X _{IN} =20 MHz (square wave) High-speed ring oscillator off Low-speed ring oscillator on=100 kHz No division		8.0	TBD	mA
			X _{IN} =5 MHz (square wave) High-speed ring oscillator off Low-speed ring oscillator on=100 kHz No division		3.0		mA
		Medium-speed mode	X _{IN} =20 MHz (square wave) High-speed ring oscillator off Low-speed ring oscillator on=100 kHz Division by 8		TBD		mA
			X _{IN} =5 MHz (square wave) High-speed ring oscillator off Low-speed ring oscillator on=100 kHz Division by 8		TBD		mA
		High-speed ring oscillator mode	Main clock off High-speed ring oscillator on=8 MHz Low-speed ring oscillator on=100 kHz No division		TBD	TBD	mA
			Main clock off High-speed ring oscillator on=8 MHz Low-speed ring oscillator on=100 kHz Division by 8		TBD		mA
		Low-speed ring oscillator mode	Main clock off High-speed ring oscillator off Low-speed ring oscillator on=100 kHz Division by 8		0.8		mA
		Wait mode	Main clock off High-speed ring oscillator off Low-speed ring oscillator on=100 kHz At wait mode ² Peripheral clock operation		TBD		μA
Wait mode	Main clock off High-speed ring oscillator off Low-speed ring oscillator on=100 kHz At wait mode ² Peripheral clock off		TBD		μA		
Stop mode	Main clock off High-speed ring oscillator off Low-speed ring oscillator off CM10="1" Peripheral clock off		1.0	TBD	μA		

Note

- 1: The power supply current measuring is executed using the measuring program on frash memory.
- 2: Timer Y is operated with timer mode.

17. Flash Memory Version

17.1 Overview

The flash memory version has two modes—CPU rewrite and standard serial input/output—in which its flash memory can be operated on.

Table 17.1 outlines the performance of flash memory version (see “Table 1.1 Performance” for the items not listed on Table 17.1).

Table 17.1 Flash Memory Version Performance

Item	Specification
Flash memory operating mode	2 modes (CPU rewrite and standard serial I/O)
Erase block	See “Figure 17.1. Flash Memory Block Diagram”
Method for program	In units of byte
Method for erasure	Block erase
Program, erase control method	Program and erase controlled by software command
Protect method	Blocks 0 and 1 protected by block 0, 1 program enable bit
Number of commands	5 commands
Number of program and erasure	100 times
Data Retention	10 years
ROM code protection	Standard serial I/O mode is supported.

Table 17.2 Flash Memory Rewrite Modes

Flash memory rewrite mode	CPU rewrite mode	Standard serial I/O mode
Function	User ROM area is rewritten by executing software commands from the CPU. EW0 mode: Can be rewritten in any area other than the flash memory EW1 mode: Can be rewritten in the flash memory	User ROM area is rewritten by using a dedicated serial programmer. Standard serial I/O mode 1: Clock sync serial I/O Standard serial I/O mode 2: UART
Areas which can be rewritten	User ROM area	User ROM area
Operation mode	Single chip mode	Boot mode
ROM programmer	None	Serial programmer

17.2 Memory Map

The ROM in the flash memory version is separated between a user ROM area and a boot ROM area (reserved area). Figure 17.1 shows the block diagram of flash memory.

The user ROM area is divided into several blocks. The user ROM area can be rewritten in CPU rewrite and standard serial input/output modes. Block 1 and Block 0 are enabled for rewrite in CPU rewrite mode by setting the FMR02 bit in the FMR0 register to "1" (rewrite enabled).

The rewrite program for standard serial I/O mode is stored in the boot ROM area before shipment.




Figure 17.1 Flash Memory Block Diagram

17.3 Functions To Prevent Flash Memory from Rewriting

To prevent the flash memory from being read or rewritten easily, standard serial input/output mode has an ID code check function.

17.3.1 ID Code Check Function

Use this function in standard serial input/output mode. Unless the flash memory is blank, the ID codes sent from the programmer and the ID codes written in the flash memory are compared to see if they match. If the ID codes do not match, the commands sent from the programmer are not accepted. The ID code consists of 8-bit data, the areas of which, beginning with the first byte, are 00FFDF₁₆, 00FFE3₁₆, 00FFE7₁₆, 00FFEB₁₆, 00FFEF₁₆, 00FFF3₁₆, 00FFF7₁₆, and 00FFFB₁₆. Prepare a program in which the ID codes are preset at these addresses and write it in the flash memory.




Figure 17.2 Address for ID Code Stored

17.4 CPU Rewrite Mode

In CPU rewrite mode, the user ROM area can be rewritten by executing software commands from the CPU. Therefore, the user ROM area can be rewritten directly while the microcomputer is mounted on-board without having to use a ROM programmer, etc. Make sure the Program and the Block Erase commands are executed only on each block in the user ROM area.

For interrupts requested during an erase operation in CPU rewrite mode, the R8C/11 flash module offers an "erase-suspend" feature which allow the erase operation to be suspended, and access made available to the flash.

During CPU rewrite mode, the user ROM area be operated on in either Erase Write 0 (EW0) mode or Erase Write 1 (EW1) mode. Table 17.3 lists the differences between Erase Write 0 (EW0) and Erase Write 1 (EW1) modes.

Table 17.3 EW0 Mode and EW1 Mode

Item	EW0 mode	EW1 mode
Operation mode	Single chip mode	Single chip mode
Areas in which a rewrite control program can be located	User ROM area	User ROM area
Areas in which a rewrite control program can be executed	Must be transferred to any area other than the flash memory (e.g., RAM) before being executed	Can be executed directly in the user ROM area
Areas which can be rewritten	User ROM area	User ROM area However, this does not include the block in which a rewrite control program exists ¹
Software command limitations	None	<ul style="list-style-type: none"> • Program, Block Erase command Cannot be executed on any block in which a rewrite control program exists • Read Status Register command Cannot be executed
Modes after Program or Erase	Read Status Register mode	Read Array mode
CPU status during Auto Write and Auto Erase	Operating	Hold state (I/O ports retain the state in which they were before the command was executed)
Flash memory status detection	<ul style="list-style-type: none"> • Read the FMR0 register FMR00, FMR06, and FMR07 bits in a program • Execute the Read Status Register command to read the status register SR7, SR5, and SR4. 	Read the FMR0 register FMR00, FMR06, and FMR07 bits in a program
Conditions for transferring to erase-suspend	Set the FMR40 and FMR41 bits in the FMR4 register to "1" by program.	When an interrupt which is set for enabled occurs while the FMR40 bit in the FMR4 register is set to "1".

Notes:

1. Block 1 and Block 0 are enabled for rewrite by setting the FMR02 bit in the FMR0 register to "1" (rewrite enabled).

17.4.1 EW0 Mode

The microcomputer is placed in CPU rewrite mode by setting the FMR01 bit in the FMR0 register to "1" (CPU rewrite mode enabled), ready to accept commands. In this case, because the FMR1 register's FMR11 bit = 0, EW0 mode is selected.

Use software commands to control program and erase operations. Read the FMR0 register or status register to check the status of program or erase operation at completion.

When moving to an erase-suspend, set the FMR40 bit to "1" (erase-suspend enabled) and the FMR41 bit to "1" (suspend requested). Wait for td(SR-ES) and make sure that the FMR46 bit is set to "1" (auto-erase inactive) before accessing the user ROM space. The erase operation resumes by setting the FMR41 bit to "0" (erase restart).

17.4.2 EW1 Mode

EW1 mode is selected by setting FMR11 bit to "1" (EW1 mode) after setting the FMR01 bit to "1" (CPU rewrite mode enabled).

Read the FMR0 register to check the status of program or erase operation at completion. Avoid executing software commands of Read Status register in EW1 mode.

To enable the erase-suspend function, the Block Erase command should be executed after setting the FMR40 bit to "1" (erase-suspend enabled). An interrupt to request an erase-suspend must be in enabled state. Once being placed in an erase-suspend upon td(SR-ES) from the interrupt request, the interrupt request is generated.

When an interrupt request is generated, FMR41 bit is automatically set to "1" (suspend requested) and the auto-erase operation is halted. If the auto-erase operation is not completed (FMR00 bit is "0") when the interrupt routine is ended, the Block Erase command should be executed again by setting the FMR41 bit to "0" (erase restart).

Figure 17.3 shows the FMR0 and FMR1 registers. Figure 17.4 shows the FMR4 register.

- **FMR00 Bit**

This bit indicates the operating status of the flash memory. The bit is “0” during programming, erasing, or erase-suspend mode; otherwise, the bit is “1”.

- **FMR01 Bit**

The microcomputer is made ready to accept commands by setting the FMR01 bit to “1” (CPU rewrite mode).

- **FMR02 Bit**

The Block1 and Block0 do not accept the Program and Block Erase commands if the FMR02 bit is set to “0” (rewrite disabled).

- **FMSTP Bit**

This bit is provided for initializing the flash memory control circuits, as well as for reducing the amount of current consumed in the flash memory. The flash memory is disabled against access by setting the FMSTP bit to “1”. Therefore, the FMSTP bit must be written to by a program in other than the flash memory.

In the following cases, set the FMSTP bit to “1”:

- When flash memory access resulted in an error while erasing or programming in EW0 mode (FMR00 bit not reset to “1” (ready))
- When entering ring oscillator mode (main clock stop)

Figure 17.6 shows a flow chart to be followed before and after entering ring oscillator mode (main clock stop).

Note that when going to stop or wait mode while the CPU rewrite mode is disabled, the FMR0 register does not need to be set because the power for the flash memory is automatically turned off and is turned back on again after returning from stop or wait mode.

- **FMR06 Bit**

This is a read-only bit indicating the status of auto program operation. The bit is set to “1” when a program error occurs; otherwise, it is cleared to “0”. For details, refer to the description of the full status check.

- **FMR07 Bit**

This is a read-only bit indicating the status of auto erase operation. The bit is set to “1” when an erase error occurs; otherwise, it is set to “0”. For details, refer to the description of the full status check.

- **FMR11 Bit**

Setting this bit to “1” (EW1 mode) places the microcomputer in EW1 mode.

- **FMR40 bit**

The erase-suspend function is enabled by setting the FMR40 bit to “1” (valid).

- **FMR41 bit**

In EW0 mode, the flash module goes to erase-suspend mode when the FMR41 bit is set to “1”. In EW1 mode, the FMR41 bit is automatically set to “1” (suspend requested) when an enabled interrupt occurred, and then the flash module goes to erase-suspend mode.

The auto-erase operation restarts when the FMR41 bit is set to “0” (erase restart).

- **FMR46 bit**

The FMR46 bit is set to “0” during auto-erase execution and set to “1” during erase-suspend mode. Avoid accessing to the flash memory when this bit is set to “0”.




Figure 17.3 FMR0 Register




Figure 17.3-2 FMR1 Register and FMR4 Register

Figures 17.5 and 17.6 show the setting and resetting of EW0 mode and EW1 mode, respectively.




Figure 17.4 Setting and Resetting of EW0 Mode




Figure 17.5 Setting and Resetting of EW1 Mode




Figure 17.6 Processing Before and After Ring Oscillator Mode (Main Clock Stop)

17.4.3 Software Commands

Software commands are described below. The command code and data must be read and written in 8-bit units.

Table 17.4 Software Commands

Command	First bus cycle			Second bus cycle		
	Mode	Address	Data (D7 to D0)	Mode	Address	Data (D7 to D0)
Read array	Write	X	FF ₁₆			
Read status register	Write	X	70 ₁₆	Read	X	SRD
Clear status register	Write	X	50 ₁₆			
Program	Write	WA	40 ₁₆	Write	WA	WD
Block erase	Write	X	20 ₁₆	Write	BA	D0 ₁₆

SRD: Status register data (D7 to D0)

WA: Write address (Make sure the address value specified in the the first bus cycle is the same address as the write address specified in the second bus cycle.)

WD: Write data (8 bits)

BA: Uppermost block address

X: Any address in the user ROM area

- **Read Array Command**

This command reads the flash memory.

Writing 'FF₁₆' in the first bus cycle places the microcomputer in read array mode. Enter the read address in the next or subsequent bus cycles, and the content of the specified address can be read in 8-bit units.

Because the microcomputer remains in read array mode until another command is written, the contents of multiple addresses can be read in succession.

- **Read Status Register Command**

This command reads the status register.

Write '70₁₆' in the first bus cycle, and the status register can be read in the second bus cycle. (Refer to Section 17.4.5, "Status Register.") When reading the status register too, specify an address in the user ROM area.

Avoid executing this command in EW1 mode.

- **Clear Status Register Command**

This command sets the status register to "0".

Write '50₁₆' in the first bus cycle, and the FMR06 to FMR07 bits in the FMR0 register and SR4 to SR5 in the status register will be set to "0".

• **Program Command**

This command writes data to the flash memory in one byte units.

Write '4016' in the first bus cycle and write data to the write address in the second bus cycle, and an auto program operation (data program and verify) will start. Make sure the address value specified in the first bus cycle is the same address as the write address specified in the second bus cycle.

Check the FMR00 bit in the FMR0 register to see if auto programming has finished. The FMR00 bit is "0" during auto programming and set to "1" when auto programming is completed.

Check the FMR06 bit in the FMR0 register after auto programming has finished, and the result of auto programming can be known. (Refer to Section 17.4.6, "Full Status Check.")

Writing over already programmed addresses is inhibited.

When the FMR02 bit in the FMR0 register is set to "0" (rewrite disabled), the Program command on the Block0 and Block1 is not accepted.

In EW1 mode, do not execute this command on any address at which the rewrite control program is located.

In EW0 mode, the microcomputer goes to read status register mode at the same time auto programming starts, making it possible to read the status register. The status register bit 7 (SR7) is set to "0" at the same time auto programming starts, and set back to "1" when auto programming finishes. In this case, the microcomputer remains in read status register mode until a read command is written next. The result of auto programming can be known by reading the status register after auto programming has finished.




Figure 17.7 Program Command

• **Block Erase**

Write '2016' in the first bus cycle and write 'D016' to the uppermost address of a block in the second bus cycle, and an auto erase operation (erase and verify) will start.

Check the FMR00 bit in the FMR0 register to see if auto erasing has finished.

The FMR00 bit is "0" during auto erasing and set to "1" when auto erasing is completed.

When using the erase-suspend function in EW0 mode, the FMR46 bit in the FMR4 register should be checked to see if the flash memory is placed in a erase-suspend. The FMR46 bit is set to "0" when auto-erase operation is active and set to "0" auto-erase operation is inactive.

Check the FMR07 bit in the FMR0 register after auto erasing has finished, and the result of auto erasing can be known. (Refer to Section 17.4.6, "Full Status Check.")

When the FMR02 bit in the FMR0 register is set to "0" (rewrite disabled), the Block Erase command on the Block0 and Block1 is not accepted.

Figure 17.9 shows an example of a block erase flowchart when the erase-suspend function is not used. Figure 17.10 shows an example of a block erase flowchart when the erase-suspend function is used.

In EW1 mode, do not execute this command on any address at which the rewrite control program is located.

In EW0 mode, the microcomputer goes to read status register mode at the same time auto erasing starts, making it possible to read the status register. The status register bit 7 (SR7) is cleared to "0" at the same time auto erasing starts, and set back to "1" when auto erasing finishes. In this case, the microcomputer remains in read status register mode until the Read Array command is written next.




Figure 17.8 Block Erase Command (When Not Using Erase-suspend Function)




Figure 17.9 Block Erase Flow Chart (When Using Erase-suspend Function)

17.4.4 Status Register

The status register indicates the operating status of the flash memory and whether an erase or programming operation terminated normally or in error. The status of the status register can be known by reading the FMR00, FMR06, and FMR07 bits in the FMR0 register.

Table 17.5 lists the status register.

In EW0 mode, the status register can be read in the following cases:

- (1) When a given address in the user ROM area is read after writing the Read Status Register command
- (2) When a given address in the user ROM area is read after executing the Program or Block Erase command but before executing the Read Array command.

• **Sequencer Status (SR7 and FMR00 Bits)**

The sequence status indicates the operating status of the flash memory. SR7 = 0 (busy) during auto programming and auto erase, and is set to "1" (ready) at the same time the operation finishes. SR7 = 0 (busy) during erase suspend mode.

• **Erase Status (SR5 and FMR07 Bits)**

Refer to Section 17.4.6, "Full Status Check."

• **Program Status (SR4 and FMR06 Bits)**

Refer to Section 17.4.6, "Full Status Check."

Table 17.5 Status Register

Status register bit	FMR0 register bit	Status name	Contents		Value after reset
			"0"	"1"	
SR7 (D7)	FMR00	Sequencer status	Busy	Ready	1
SR6 (D6)	—	Reserved	-	-	—
SR5 (D5)	FMR07	Erase status	Terminated normally	Terminated in error	0
SR4 (D4)	FMR06	Program status	Terminated normally	Terminated in error	0
SR3 (D3)	—	Reserved	-	-	—
SR2 (D2)	—	Reserved	-	-	—
SR1 (D1)	—	Reserved	-	-	—
SR0 (D0)	—	Reserved	-	-	—

- D7 to D0: Indicates the data bus which is read out when the Read Status Register command is executed.
- The FMR07 bit (SR5) and FMR06 bit (SR4) are set to "0" by executing the Clear Status Register command.
- When the FMR07 bit (SR5) or FMR06 bit (SR4) = 1, the Program and Block Erase commands are not accepted.

17.4.5 Full Status Check

When an error occurs, the FMR06 to FMR07 bits in the FMR0 register are set to “1”, indicating occurrence of each specific error. Therefore, execution results can be verified by checking these status bits (full status check). Table 17.6 lists errors and FMR0 register status. Figure 17.11 shows a full status check flowchart and the action to be taken when each error occurs.

Table 17.6 Errors and FMR0 Register Status

FMR00 register (status register) status		Error	Error occurrence condition
FMR07 (SR5)	FMR06 (SR4)		
1	1	Command sequence error	<ul style="list-style-type: none"> • When any command is not written correctly • When invalid data was written other than those that can be written in the second bus cycle of the Block Erase command (i.e., other than 'D016' or 'FF16')¹
1	0	Erase error	<ul style="list-style-type: none"> • When the Block Erase command was executed but not automatically erased correctly
0	1	Program error	<ul style="list-style-type: none"> • When the Program command was executed but not automatically programmed correctly.

Notes:

1. Writing 'FF16' in the second bus cycle of these commands places the microcomputer in read array mode, and the command code written in the first bus cycle is nullified.




Figure 17.10 Full Status Check and Handling Procedure for Each Error

17.5 Standard Serial I/O Mode

In standard serial input/output mode, the user ROM area can be rewritten while the microcomputer is mounted on-board by using a serial programmer suitable for this microcomputer. For more information about serial programmers, contact the manufacturer of your serial programmer. For details on how to use, refer to the user's manual included with your serial programmer.

Table 17.7 lists pin functions (flash memory standard serial input/output mode). Figures 17.12 to 17.14 show pin connections for standard serial input/output mode.

17.5.1 ID Code Check Function

This function determines whether the ID codes sent from the serial programmer and those written in the flash memory match (refer to Section 17.3, "Functions to Prevent Flash Memory from Rewriting").

Table 17.7 Pin Functions (Flash Memory Standard Serial I/O Mode)

Pin	Name	I/O	Description
VCC,VSS	Power input		Apply the voltage guaranteed for Program and Erase to Vcc pin and 0V to Vss pin.
IVCC	IVcc		Connect capacitor (0.1 μF) to Vss.
RESET	Reset input	I	Reset input pin. While RESET pin is "L" level, input a 20 cycle or longer clock to XIN pin.
P46/XIN	P46 input/Clock input	I	Connect a ceramic resonator or crystal oscillator between X IN and XOUT pins in standard serial I/O mode 2. In standard serial I/O mode 1, connect a ceramic resonator or crystal oscillator between X IN and XOUT pins, or input "H" or "L" level signal, or open.
P47/XOUT	P47 input/Clock output	I/O	
AVCC, AVSS	Analog power supply input	I	Connect AVss to Vss and AVcc to Vcc, respectively.
VREF	Reference voltage input	I	Enter the reference voltage for AD from this pin.
P00 to P06	Input port P0	I	Input "H" or "L" level signal or open.
P10 to P17	Input port P1	I	Input "H" or "L" level signal or open.
P30 to P33	Input port P3	I	Input "H" or "L" level signal or open.
P45	Input port P4	I	Input "H" or "L" level signal or open.
P07	TxD output	O	Serial data output pin
MODE	MODE	I/O	Standard serial I/O mode 1: connect to flash programmer Standard serial I/O mode 2: Input "L".
CNVss	CNVss	I/O	Standard serial I/O mode 1: connect to flash programmer Standard serial I/O mode 2: Input "L".
P37	RxD input	O	Serial data input pin




Figure 17.11 Pin Connections for Standard Serial I/O Mode

• **Example of Circuit Application in the Standard Serial I/O Mode**

Figures 17.13 and 17.14 show examples of circuit application in standard serial I/O mode 1 and mode 2, respectively. Refer to the serial programmer manual of your programmer to handle pins controlled by the programmer.




Figure 17.12 Circuit Application in Standard Serial I/O Mode 1




Figure 17.13 Circuit Application in Standard Serial I/O Mode 2

18. On-chip debugger

The microcomputer has functions to execute the on-chip debugger. Refer to "Appendix 2 Connecting examples for serial writer and on-chip debugging emulator". Refer to the respective on-chip debugger manual for the details of the on-chip debugger. Next, here are some explanations for the respective functions. Debugging the user system which uses these functions is not available. When using the on-chip debugger, design the system without using these functions in advance. Additionally, the on-chip debugger uses the address "0C000₁₆ to 0C7FF₁₆" of the flash memory, thus avoid using for the user system.

18.1 Address match interrupt

The interrupt request is generated right before the arbitrary address instruction is executed. The debugger break function uses the address match interrupt. Refer to "10.4 Address match interrupt" for the details of the address match interrupt. Also, avoid using the address match interrupt with using the user system when using the on-chip debugger.

18.2 Single step interrupt

The interrupt request is generated every time one instruction is executed. The debugger single step function uses the single step interrupt. The other interrupt is not generated when using the single step interrupt. The single step interrupt is only for the developed support tool.

18.3 UART1

The UART1 is used for the communication with the debugger (or the personal computer). Refer to "13. Serial I/O" for the details of UART1. Also, avoid using the UART1 and the functions (P0₀/AN₇ and P3₇) which share the UART1 pins.

18.4 BRK instruction

The BRK interrupt request is generated. Refer to "10.1 Interrupt overview" and "R8C/Tiny series software manual". Also, avoid using the BRK instruction with using the user system when using the on-chip debugger.

19. Usage Notes

19.1 Stop Mode and Wait Mode

When entering stop mode or wait mode, an instruction queue pre-reads 4 bytes from the WAIT instruction or an instruction that sets the CM10 bit in the CM1 register to "1" (all clocks stopped) before the program stops. Therefore, insert at least four NOPs after the WAIT instruction or an instruction that sets the CM10 bit to "1".

19.2 Interrupts

19.2.1 Reading Address 00000₁₆

Avoid reading the address 00000₁₆ in a program. When a maskable interrupt request is accepted, the CPU reads interrupt information (interrupt number and interrupt request priority level) from the address 00000₁₆ during the interrupt sequence. At this time, the IR bit for the accepted interrupt is set to "0".

If the address 00000₁₆ is read in a program, the IR bit for the interrupt which has the highest priority among the enabled interrupts is set to "0". This may cause a problem that the interrupt is canceled, or an unexpected interrupt is generated.

19.2.2 SP Setting

Set any value in the SP before accepting an interrupt. The SP is set to '0000₁₆' after reset. Therefore, if an interrupt is accepted before setting any value in the SP, the program may go out of control.

19.2.3 External Interrupt and Key Input Interrupt

Either an "L" level or an "H" level of at least 250 ns width is necessary for the signal input to the $\overline{INT}0$ to $\overline{INT}3$ pins and $\overline{KI}0$ to $\overline{KI}3$ pins regardless of the CPU clock.

19.2.4 Watchdog Timer Interrupt

Initialize the watchdog timer after a watchdog timer interrupt occurs.

19.2.5 Changing Interrupt Source

The IR bit in the corresponding interrupt control register may be set to "1" (interrupt requested) when the interrupt source changes. When using an interrupt, the corresponding IR bit should be set to "0" (no interrupt requested) after changing the interrupt source.

In addition, the changes of interrupt sources said here include all factors that change the interrupt sources assigned to individual software interrupt numbers, polarities, and timing. Therefore, when a mode change in the peripheral functions etc. involves interrupt sources, edge polarities, and timing, the corresponding IR bit should be set to "0" (no interrupt requested) after the change. Refer to the description of each peripheral function for the interrupts caused by the peripheral functions. Figure 1.1 shows an example of the procedure for changing interrupt sources.




Figure 19.1 Example of Procedure for Changing Interrupt Source

19.2.6 Changing Interrupt Control Register

- (1) Each interrupt control register can only be modified while no interrupt requests corresponding to that register are generated. If interrupt requests managed by any interrupt control register are likely to occur, disable the interrupts before changing the interrupt control register.
- (2) To modify any interrupt control register after disabling interrupts, be careful with the instructions used.

When Changing Other Than IR Bit

If an interrupt request corresponding to that register is generated while executing the instruction, the IR bit may not be set to "1" (interrupt requested), with the result that the interrupt request is ignored. If this presents a problem, use the following instructions to modify the register.

Instructions to use: AND, OR, BCLR, BSET

When Changing IR Bit

Even when the IR bit is cleared to "0" (interrupt not requested), it may not actually be cleared to "0" depending on the instruction used. Therefore, use the MOV instruction to set the IR bit to "0".

- (3) When disabling interrupts using the I flag, set the I flag according to the following sample programs. Refer to #2 for the change of interrupt control registers in the sample programs.

Sample programs 1 to 3 are to prevent the I flag from being set to "1" (interrupt enabled) before writing to the interrupt control registers for reasons of the internal bus or the instruction queue buffer.

Example 1: Use NOP instructions to prevent I flag being set to "1" before interrupt control register is changed

```
INT_SWITCH1:
  FCLR   I           ; Disable interrupts
  AND.B  #00H, 0056H ; Set TXIC register to "0016"
  NOP
  NOP
  FSET   I           ; Enable interrupts
```

Example 2: Use dummy read to have FSET instruction wait

```
INT_SWITCH2:
  FCLR   I           ; Disable interrupts
  AND.B  #00H, 0056H ; Set TXIC register to "0016"
  MOV.W  MEM, R0     ; Dummy read
  FSET   I           ; Enable interrupts
```

Example 3: Use POPC instruction to change I flag

```
INT_SWITCH3:
  PUSHC  FLG
  FCLR   I           ; Disable interrupts
  AND.B  #00H, 0056H ; Set TXIC register to "0016"
  POPC   FLG         ; Enable interrupts
```

19.3 Timers

19.3.1 Timers X, Y and Z

- (1) Timers X, Y and Z stop counting after reset. Therefore, a value must be set to these timers and prescalers before starting counting.
- (2) Even if the prescalers and timers are read out simultaneously in 16-bit units, these registers are read byte-by-byte in the microcomputer. Consequently, the timer value may be updated during the period these two registers are being read.

19.3.2 Timer X

- (1) In pulse period measurement mode, the TXEDG bit and TXUND bit in the TXMR register can be set to "0" by writing "0" to these bits in a program. However, these bits remain unchanged when "1" is written. To set one flag to "0" in a program, write "1" to the other flag by using the MOV instruction. (This prevents any unintended changes of flag.)

Example (when setting TXEDG bit to "0"):

```
MOV.B    #10XXXXXXB,008BH
```

- (2) When changing to pulse period measurement mode from other mode, the contents of the TXEDG bit and TXUND bit are indeterminate. Write "0" to the TXEDG bit and TXUND bit before starting counting.

19.3.3 Timer Z

In programmable one-shot generation mode and programmable wait one-shot generation mode, when setting the TZS bit in the TC register to "0" and the timer reloads the value of reload register and stops. Therefore, the timer count value should be read out in programmable one-shot generation mode and programmable wait one-shot generation mode before the timer stops.

19.3.4 Timer C

- (1) The TC register and TM0 register must be read in 16-bit units. This prevents the timer value from being updated during the period the high-byte and low-byte are being read.

Example (when Timer C is read):

```
MOV.W    0090H,R0 ; Read out timer C
```

19.4 Serial I/O

- (1) When reading data from the UiRB (i=0,1) register even in the clock asynchronous serial I/O mode or in the clock synchronous serial I/O mode. Be sure to read data in 16-bit unit. When the high-byte of the UiRB register is read, the PER and FER bits of the UiRB register and the RI bit of the UiC1 register are set to "0".

Example (when reading receive buffer register):

```
MOV.W    00A6H, R0    ; Read the UORB register
```

- (2) When writing data to the UiTB register in the clock asynchronous serial I/O mode with 9-bit transfer data length, data should be written high-byte first then low-byte in 8-bit unit.

Example (when reading transmit buffer register):

```
MOV.B    #XXH, 00A3H  ; Write the high-byte of U0TB register  
MOV.B    #XXH, 00A2H  ; Write the low-byte of U0TB register
```


19.5 A-D Converter

- (1) When writing to each bit but except bit 6 in the ADCON0 register, each bit in the ADCON1 register, or the SMP bit in the ADCON2 register, A/D conversion must be stopped (before a trigger occurs).
When the VCUT bit in the ADCON1 register is changed from "0" (VREF not connected) to "1" (VREF connected), wait at least 1 μ s before starting A/D conversion.
- (2) When changing AD operation mode, select an analog input pin again.
- (3) In one-shot mode, A/D conversion must be completed before reading the AD register. The IR bit in the ADIC register can indicate whether the A/D conversion is completed or not.
- (4) In repeat mode, the undivided main clock must be used for the CPU clock.
- (5) If A/D conversion is forcibly terminated while in progress by setting the ADST bit in the ADCON0 register to "0" (A/D conversion halted), the conversion result of the A/D converter is indeterminate. If the ADST bit is set to "0" in a program, ignore the value of AD register.
- (6) A 0.1 μ F capacitor should be connected between the AVcc/VREF pin and AVss pin.

19.6 Flash Memory Version

19.6.1 CPU Rewrite Mode

(1) Operation Speed

Before entering CPU rewrite mode (EW0 or EW1 mode), select 5 MHz or less for CPU clock using the CM06 bit in the CM0 register and the CM16 to CM17 bits in the CM1 register.

(2) Instructions Inhibited Against Use

The following instructions cannot be used in EW0 mode because the flash memory's internal data is referenced: UND instruction, INTO instruction, and BRK instruction

(3) Interrupts

EW0 Mode

- Any interrupt which has a vector in the relocatable vector table can be used providing that its vector is transferred into the RAM space.
- The watchdog timer and oscillation stop detection interrupts can be used because the FMR0 register and FMR1 register are initialized when one of those interrupts occurs. The jump addresses for those interrupt service routines should be set in the fixed vector table. Because the rewrite operation is halted when a watchdog timer, oscillation stop detection or voltage detection interrupt occur, the rewrite program should be executed again after exiting the interrupt service routine.
- The address match interrupt cannot be used because the flash memory's internal data is referenced.

EW1 Mode

- Make sure that any interrupt which has a vector in the variable vector table or address match interrupt will not be accepted during the auto program period or the auto erase period with erase-suspend function disabled.
- Avoid using watchdog timer interrupts.

(4) How to Access

To set the FMR01, FMR02, or FMR11 bit to "1", write "0" and then "1" in succession. This is necessary to ensure that no interrupts will occur before writing "1" after writing "0".

(5) Writing in User ROM Space

In EW0 Mode, if the power supply voltage drops while rewriting any block in which the rewrite control program is stored, a problem may occur that the rewrite control program is not correctly rewritten and, consequently, the flash memory becomes unable to be rewritten thereafter. In this case, standard serial I/O or parallel I/O mode should be used.

(6) Wait Mode

When shifting to wait mode, set the FMR01 bit to "0" (CPU rewrite mode disabled) before executing the WAIT instruction.

(7) Stop Mode

When shifting to stop mode, the following settings are required:

- Set the FMR01 bit to “0” (CPU rewrite mode disabled) and disable DMA transfers before setting the CM10 bit to “1” (stop mode).
- Execute the JMP.B instruction subsequent to the instruction which sets the CM10 bit to “1” (stop mode)

Example program

```
                BSET    0, CM1    ; Stop mode
                JMP.B   L1
L1:              Program after returning from stop mode
```

(8) Ring Oscillator Low Power Dissipation Mode

If the CM05 bit is set to “1” , the following commands must not be executed.

- Program
- Block erase

19.7 Noise

(1) Bypass Capacitor between VCC and VSS Pins

Insert a bypass capacitor (at least 0.1 μF) between VCC and VSS pins as the countermeasures against noise and latch-up. The connecting wires must be the shortest and widest possible.

(2) Port Control Registers Data Read Error

During severe noise testing, mainly power supply system noise, and introduction of external noise, the data of port related registers may be changed. As a firmware countermeasure, it is recommended to periodically reset the port registers, port direction registers and pull-up control registers. However, you should fully examine before introducing the reset routine as conflicts may be created between this reset routine and interrupt routines (i. e. ports are switched during interrupts).

(3) CNVss Pin Wiring

In order to improve the pin tolerance to noise, insert a pull down resistance (about 5 k Ω) between CNVss and Vss, and place it as close as possible to the CNVss pin.

20. Usage notes for on-chip debugger

When using the on-chip debugger to develop the R8C/11 group program and debug, pay the following attention.

- (1) Avoid using P0₀/AN₇/TxD₁₁ pin and P3₇/TxD₁₀/RxD₁ pin.
- (2) When write in the PD3 register (00E7₁₆ address), set bit 7 to "0".
- (3) Avoid accessing the related serial I/O1 register.
- (4) Avoid using from OC000₁₆ address to OC7FF₁₆ address because the on-chip debugger uses these addresses.





Appendix 1. Package Dimensions

32P6U-A


(MMP)

Plastic 32pin 7x7mm body LQFP

EIAJ Package Code	JEDEC Code	Weight(g)	Lead Material
LQFP32-P-0707-0.80	-		Cu Alloy



Detail F




Recommended Mount Pad


Symbol	Dimension in Millimeters		
	Min	Nom	Max
A	-	-	1.7
A1	0	0.1	0.2
A2	-	1.4	-
b	0.32	0.37	0.45
c	0.105	0.125	0.175
D	6.9	7.0	7.1
E	6.9	7.0	7.1
e	-	0.8	-
Hd	8.8	9.0	9.2
HE	8.8	9.0	9.2
L	0.3	0.5	0.7
L1	-	1.0	-
Lp	0.45	0.6	0.75
A3	-	0.25	-
x	-	-	0.2
y	-	-	0.1
θ	0°	-	10°
b2	-	0.5	-
l2	1.0	-	-
Md	-	7.4	-
ME	-	7.4	-

Appendix 2. Connecting examples for serial writer and on-chip debugging emulator

Appendix figure 2.1 shows connecting examples with USB Flash Writer and appendix figure 2.2 shows connecting examples with M16C Flash Starter.




Appendix figure 2.1 Connecting examples with USB Flash Writer (M3A-0665)



Appendix figure 2.2 Connecting examples with M16C Flash Starter (M3A-0806)

Appendix figure 2.3 shows connecting examples with emulator E7.



Appendix figure 2.3 Connecting examples with emulator E7 (HS0007TCU01H)

Register Index

A

AD 122
ADCON0 121, 124, 126
ADCON1 121, 124, 126
ADCON2 122
ADIC 49
AIER 63

C

CM0 27
CM1 27
CMP1IC 49
CMP2IC 49

D

D4INT 20
DRR 134

F

FMR0 142
FMR1 142
FMR4 143

H

HR0 29
HR1 29

I

INT0F 56
INT0IC 49
INT1IC 49
INT2IC 49
INT3IC 49
INTEN 56

K

KIEN 61
KUPIC 49

O

OCD 28

P

P0 133
P1 133
P3 133
P4 133
PD0 133
PD1 133
PD3 133
PD4 133
PM0 41
PM1 41
PRCR 40
PREX 68
PREY 77
PREZ 85
PUM 78, 80, 82, 86, 88, 90, 92, 95
PUR0 134
PUR1 134

R

RMAD0 to RMAD1 63

S

S0RIC 49
S0TIC 49
S1RIC 49
S1TIC 49

T

TC 99
TCC0 60, 99
TCC1 60, 100
TCIC 49
TCOUT 100
TCSS 68, 78, 86
TM0 99
TM1 99
TX 68
TXIC 49
TXMR 58, 67, 69, 70, 71, 72, 74

TYIC **49**
TYPR **77**
TYSC **77**
TYZMR **58, 76, 80, 82, 84, 88, 90, 92, 95**
TYZOC **77, 85**
TZIC **49**
TZPR **85**
TZSC **85**

U

U0BRG **107**
U0C0 **108**
U0C1 **109**
U0MR **108**
U0RB **107**
U0TB **107**
U1BRG **107**
U1C0 **108**
U1C1 **109**
U1MR **108**
U1RB **107**
U1TB **107**
UCON **109**

V

VCR1 **20**
VCR2 **20**


W

WDC **65**
WDTR **65**
WDTS **65**

**RENESAS 16-BIT SINGLE-CHIP MICROCOMPUTER
HARDWARE MANUAL
R8C/11 Group**

**Publication Data : Rev.0.91 Sep 08, 2003
Published by : Sales Strategic Planning Div.
Renesas Technology Corp.**

R8C/11 Group Hardware Manual



Renesas Technology Corp.
2-6-2, Ote-machi, Chiyoda-ku, Tokyo, 100-0004, Japan