

DATA SHEET

PCK857
66–150MHz Phase Locked Loop
Differential 1:10 SDRAM Clock Driver

Preliminary specification

1998 Dec 10

66–150MHz Phase Locked Loop Differential 1:10 SDRAM Clock Driver

PCK857

FEATURES

- Optimized for clock distribution in DDR (Double Data Rate) SDRAM applications
- 1-to-10 differential clock distribution
- Very low skew (< 100ps) and jitter (< 100ps)
- 3V AV_{CC} and 2.5V V_{ddq}
- SSTL_2 interface clock inputs and outputs
- CMOS control signal input
- Test mode enables buffers while disabling PLL
- Low current power-down mode
- Tolerant of Spread Spectrum input clock
- Full DDR solution provided when used with SSTL16857 and CBT3857

DESCRIPTION

Zero delay buffer to distribute an SSTL differential clock input pair to 10 SSTL_2 differential output pairs. Outputs are slope controlled. External feedback pin for synchronization of the outputs to the input. A CMOS style Enable/Disable pin is provided for low power disable.

PIN CONFIGURATION

SW00358

ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DRAWING NUMBER
48-Pin Plastic TSSOP	0°C to +70°C	PCK857 DGG	PCK857 DGG	SOT362-1

PINS	SYMBOL	DESCRIPTION
1, 7, 8, 18, 24, 25, 31, 41, 42, 48	GND	SSTL_2 ground pins
2, 3, 5, 6, 9, 10, 19, 20, 22, 23, 26, 27, 29, 30, 32, 33, 39, 40, 43, 44, 46, 47	Y _n , Y _{nb} , FB _{OUT} , FB _{OUTb}	SSTL_2 differential outputs
4, 11, 12, 15, 21, 28, 34	V _{DDQ}	SSTL_2 power pins
13, 14, 35, 36	CLK _{IN} , CLK _{INb} , FB _{IN} , FB _{INb}	SSTL_2 differential inputs
16	AV _{CC}	Analog power
17	AGND	Analog ground
37	G	Power-down control input

66–150MHz Phase Locked Loop Differential 1:10 SDRAM Clock Driver

PCK857

FUNCTION TABLE

INPUTS			OUTPUTS				PLL ON/OFF
G	CLK	$\overline{\text{CLK}}$	Y	$\overline{\text{Y}}$	FBOUT	FBOUT	
L	L	H	Z	Z	Z^1	Z^1	OFF
L	H	L	Z	Z	Z^1	Z^1	OFF
H	L	H	L	H	L	H	ON
H	H	L	H	L	H	L	ON
X ²	< 20MHz	< 20MHz	Z	Z	Z^1	Z^1	OFF

NOTES:

H = HIGH voltage level


L = LOW voltage level

Z = high impedance OFF-state

X = don't care

1. Subject to change. May cause conflict with FBIN pins.

2. Additional feature that senses when the clock input is less than 20MHz and places the part in sleep mode.

BLOCK DIAGRAM

66–150MHz Phase Locked Loop Differential 1:10 SDRAM Clock Driver

PCK857

DC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions. Voltages are referenced to GND (ground = 0V).

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
$A_{V_{CC}}$	Analog supply voltage		3	3.3	3.6	V
V_{DDQ}	I/O supply voltage		2.3	2.5	2.7	V
V_{IL}	Input low voltage		-0.3		$V_{ref} - 0.35$	V
V_{IH}	Input high voltage		$V_{ref} + 0.35$		$V_{ddq} + 0.3$	V
V_{OL}	Output low voltage ¹		0		0.5	V
V_{OH}	Output high voltage ¹		2		V_{ddq}	V

NOTE:

1. This is intended to operate in the SSTL_2 type IV unterminated mode without series resistors on the outputs.

AC CHARACTERISTICS

GND = 0V; $t_r = t_f \leq 2.5\text{ns}$; $C_L = 50\text{pF}$; $R_L = 1\text{k}\Omega$



SYMBOL	PARAMETER	WAVEFORM	CONDITION	LIMITS			UNIT
				MIN	TYP	MAX	
f_{CK}	Clock frequency			50	133	150	MHz
$f_{PHASERROR}$	Phase error			-150	0	150	ps
f_{SK}	Output clock skew					200	ps
f_{difSK}	Differential clock skew					100	ps
f_{SL}	Output clock skew			1	1.5		V/ns
Jitter _{pp}	Peak-to-Peak jitter (long term)			-100		100	ps
Jitter _{cc}	Cycle-to-cycle jitter (short term)			>-100		<100	ps
O/P impedance	Inherent series resistance			25			Ω
f_{DC}	Duty cycle			45		55	%
C_{in}	Input capacitance			2.5		4	pF
Sync time						100	μs

NOTE:

1. Rise and fall

66–150MHz Phase Locked Loop Differential 1:10 SDRAM Clock Driver


PCK857



The PLL clock distribution device and SSTL registered drivers reduce signal loads on the memory controller and prevent timing delays and waveform distortions that would cause unreliable operation


SW00393

AC WAVEFORMS



SW00396

Figure 1. Skew between any two outputs.



SW00397

Figure 2. Duty cycle limits and measurement

66–150MHz Phase Locked Loop Differential 1:10 SDRAM Clock Driver

PCK857





Figure 3. Jitter limit and measurement

TEST CIRCUIT




66–150MHz Phase Locked Loop Differential 1:10 SDRAM

Clock Driver

PCK857

TSSOP48: plastic thin shrink small outline package; 48 leads; body width 6.1mm

SOT362-1



DIMENSIONS (mm are the original dimensions).

UNIT	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽²⁾	e	H _E	L	L _p	Q	v	w	y	z	θ
mm	1.2 0.05	0.15 0.85	1.05	0.25	0.28 0.17	0.2 0.1	12.6 12.4	6.2 6.0	0.5	8.3 7.9	1	0.8 0.4	0.50 0.35	0.25	0.08	0.1	0.8 0.4	8° 0°

Notes

- Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT362-1		MO-153ED				-93-02-03- 95-02-10

66–150MHz Phase Locked Loop Differential 1:10 SDRAM Clock Driver

PCK857

Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors
811 East Arques Avenue
P.O. Box 3409
Sunnyvale, California 94088-3409
Telephone 800-234-7381

© Copyright Philips Electronics North America Corporation 1998
All rights reserved. Printed in U.S.A.

Date of release: 12-98
Document order number:
9397-750-04949

Let's make things better.

Philips
Semiconductors



PHILIPS

SUNSTAR 商斯达实业集团是集研发、生产、工程、销售、代理经销、技术咨询、信息服务等为一体的高科技企业，是专业高科技电子产品生产厂家，是具有 10 多年历史的专业电子元器件供应商，是中国最早和最大的仓储式连锁规模经营大型综合电子零部件代理分销商之一，是一家专业代理和分销世界各大品牌 IC 芯片和电子元器件的连锁经营综合性国际公司，专业经营进口、国产名厂名牌电子元件，型号、种类齐全。在香港、北京、深圳、上海、西安、成都等全国主要电子市场设有直属分公司和产品展示展销窗口门市部专卖店及代理分销商，已在全国范围内建成强大统一的供货和代理分销网络。我们专业代理经销、开发生产电子元器件、集成电路、传感器、微波光电元器件、工控机/DOC/DOM 电子盘、专用电路、单片机开发、MCU/DSP/ARM/FPGA 软件硬件、二极管、三极管、模块等，是您可靠的一站式现货配套供应商、方案提供商、部件功能模块开发配套商。商斯达实业公司拥有庞大的资料库，有数位毕业于著名高校——有中国电子工业摇篮之称的西安电子科技大学（西军电）并长期从事国防尖端科技研究的高级工程师为您精挑细选、量身订做各种高科技电子元器件，并解决各种技术问题。

微波光电部专业代理经销高频、微波、光纤、光电元器件、组件、部件、模块、整机；电磁兼容元器件、材料、设备；微波 CAD、EDA 软件、开发测试仿真工具；微波、光纤仪器仪表。欢迎国外高科技微波、光纤厂商将优秀产品介绍到中国、共同开拓市场。长期大量现货专业批发高频、微波、卫星、光纤、电视、CATV 器件：晶振、VCO、连接器、PIN 开关、变容二极管、开关二极管、低噪晶体管、功率电阻及电容、放大器、功率管、MMIC、混频器、耦合器、功分器、振荡器、合成器、衰减器、滤波器、隔离器、环行器、移相器、调制解调器；光电子元器件和组件：红外发射管、红外接收管、光电开关、光敏管、发光二极管和发光二极管组件、半导体激光二极管和激光器组件、光电探测器和光接收组件、光发射接收模块、光纤激光器和光放大器、光调制器、光开关、DWDM 用光发射和接收器件、用户接入系统光光收发器件与模块、光纤连接器、光纤跳线/尾纤、光衰减器、光纤适配器、光隔离器、光耦合器、光环行器、光复用器/转换器；无线收发芯片和模组、蓝牙芯片和模组。

更多产品请看本公司产品专用销售网站：

商斯达中国传感器科技信息网：<http://www.sensor-ic.com/>

商斯达工控安防网：<http://www.pc-ps.net/>

商斯达电子元器件网：<http://www.sunstare.com/>

商斯达微波光电产品网：<HTTP://www.rfoe.net/>

商斯达消费电子产品网：<http://www.icasic.com/>

商斯达实业科技产品网：<http://www.sunstars.cn/> 微波元器件销售热线：

地址：深圳市福田区福华路福庆街鸿图大厦 1602 室

电话：0755-82884100 83397033 83396822 83398585

传真：0755-83376182 (0) 13823648918 MSN：SUNS8888@hotmail.com

邮编：518033 E-mail：szss20@163.com QQ：195847376

深圳赛格展销部：深圳华强北路赛格电子市场 2583 号 电话：0755-83665529 25059422

技术支持：0755-83394033 13501568376

欢迎索取免费详细资料、设计指南和光盘；产品凡多，未能尽录，欢迎来电查询。

北京分公司：北京海淀区知春路 132 号中发电子大厦 3097 号

TEL：010-81159046 82615020 13501189838 FAX：010-62543996

上海分公司：上海市北京东路 668 号上海赛格电子市场 D125 号

TEL：021-28311762 56703037 13701955389 FAX：021-56703037

西安分公司：西安高新区 20 所(中国电子科技集团导航技术研究所)

西安劳动南路 88 号电子商城二楼 D23 号

TEL：029-81022619 13072977981 FAX:029-88789382