

Thermal Considerations - Diodes

General

THERMAL CONSIDERATIONS - DIODES

Thermal resistance

Circuit performance and long-term reliability are affected by the temperature of the die. Normally, both are improved by keeping the die temperature (junction temperature) low.

Electrical power dissipated in any semiconductor device is a source of heat. This increases the temperature of the die about some reference point, normally an ambient temperature of 25 °C in still air. The extent of increase in temperature depends on the amount of power dissipated in the device and the net thermal resistance between the heat source and the reference point. This can be expressed with the following formula:

$$\Delta T_j = P_{\text{tot}} \times R_{\text{th(j-a)}}$$

where:

ΔT_j is the increase in junction temperature

P_{tot} is the total power generated in the device

$R_{\text{th(j-a)}}$ is the thermal resistance from junction to ambient.

Surface mount devices

Heat transfer can occur by radiation, conduction and convection. Surface mount devices lose most of their heat by conduction when mounted on a substrate. Referring to Fig.1, heat conducts from its source (the junction) via the package leads and soldered connections to the substrate. Some heat radiates from the package into the surrounding air, where it is dispersed by convection or by forced cooling air. Heat that radiates from the substrate is dispersed in the same way.

The thermal resistance for surface mounted devices therefore, can be expressed as:

$$R_{\text{th(j-a)}} = R_{\text{th(j-tp)}} + R_{\text{th(tp-a)}} \text{ (see Fig.2)}$$

where:

$R_{\text{th(j-a)}}$ is the thermal resistance from junction to ambient

$R_{\text{th(j-tp)}}$ is the thermal resistance from junction to tie-point

$R_{\text{th(tp-a)}}$ is the thermal resistance from tie-point to ambient.

The $R_{\text{th(j-tp)}}$ value is essentially independent of external mounting method and cooling air, but is sensitive to the materials used in the package construction, the die bonding method and the die area, all of which are fixed.

The $R_{\text{th(tp-a)}}$ value depends on the shape and material of the tracks and substrate. For all package types these values are given in Table 1 for mounting on (FR4) printed-circuit board with small pad area. For other pad areas and printed-circuit board configurations see Fig.3.

The maximum power handling capability ($P_{\text{tot(max)}}$) is given by:


$$P_{\text{tot(max)}} = \frac{(T_{j(\max)} - T_{\text{amb}})}{R_{\text{th(j-a)}}}$$

where:

$T_{j(\max)}$ is the maximum junction temperature

T_{amb} is the ambient temperature.

Calculating this maximum power handling capability we have to take into account the maximum junction temperature of the particular device, the maximum temperature of the solder joints (110 °C for long time reliability) and the ambient temperature. Dependent on the ratio of the component parts of the thermal resistance, it will be possible that the junction temperature or the temperature of the solder joints (T_{tp}) will be the limiting factor. This can be shown in the following examples for SOT23 and SOD87 packages mounted on FR4 printed-circuit board.



Heat radiates from the package (1) to ambient.

Heat conducts via leads (2), solder joints (3) to the substrate (4).

Fig.1 Heat losses.

Thermal Considerations - Diodes

General




Fig.2 Representation of thermal resistance paths for a surface mounted diode.




Fig.3 Thermal resistance ($R_{th(tp-a)}$) as a function of FR4 printed-circuit board pad area.

Table 1 Thermal resistance values and maximum power handling capability of surface mount packages

PACKAGE	$R_{th(j-a)}$ (K/W)	$R_{th(j-tp)}$ (K/W)	$R_{th(tp-a)}$ (K/W)	$P_{tot(max)}$ (W)
SC-59 (SOT346)	500	350	150	0.25
SC-70 (SOT323)	500	350	150	0.25
SOD80(C)	320 to 600	170 to 450	150	0.21 to 0.47
SOD87	150	30	120	0.71
SOD106	150	25	125	0.68
SOD110	315	165	150	0.40
SOD323	625	475	150	0.20
SOT23	500	350	150	0.25
SOT143	500	350	150	0.25
SOT323	625	475	150	0.20

Thermal Considerations - Diodes

General

EXAMPLE FOR THE SOT23 PACKAGE

$$\begin{aligned} P_{\text{tot(max)}} &= \frac{(T_{j(\max)} - T_{\text{amb}})}{R_{\text{th}(j-a)}} \\ &= \frac{(150^\circ\text{C} - 25^\circ\text{C})}{500 \text{ K/W}} = 0.25 \text{ W} \end{aligned}$$

$$\begin{aligned} T_{\text{tp}} &= T_{\text{amb}} + P_{\text{tot(max)}} \times R_{\text{th}(tp-a)} \\ &= 25^\circ\text{C} + 0.25 \text{ W} \times 150 \text{ K/W} = 62.5^\circ\text{C} \end{aligned}$$

This is below 110 °C, so $T_{j(\max)}$ is the limiting factor.

EXAMPLE FOR THE SOD87 PACKAGE

$$\begin{aligned} P_{\text{tot(max)}} &= \frac{(T_{j(\max)} - T_{\text{amb}})}{R_{\text{th}(j-a)}} \\ &= \frac{(175^\circ\text{C} - 25^\circ\text{C})}{150 \text{ K/W}} = 1 \text{ W} \end{aligned}$$

$$\begin{aligned} T_{\text{tp}} &= T_{\text{amb}} + P_{\text{tot(max)}} \times R_{\text{th}(tp-a)} \\ &= 25^\circ\text{C} + 1 \text{ W} \times 120 \text{ K/W} = 145^\circ\text{C} \end{aligned}$$

This is above 110 °C, so the $P_{\text{tot(max)}}$ will be limited by T_{tp} , therefore:

$$\begin{aligned} P_{\text{tot(max)}} &= \frac{(T_{\text{tp}} - T_{\text{amb}})}{R_{\text{th}(tp-a)}} \\ &= \frac{(110^\circ\text{C} - 25^\circ\text{C})}{120 \text{ K/W}} = 0.71 \text{ W} \end{aligned}$$

The $P_{\text{tot(max)}}$ values given in Table 1 are based on:

$T_{\text{amb}} = 25^\circ\text{C}$; $T_j = T_{j(\max)}$; $T_{\text{tp}} \leq 110^\circ\text{C}$.

Leaded devices

Figure 4 illustrates the various components of thermal resistance for an axial leaded diode mounted with symmetrical, equal length leads. The thermal resistance from junction to ambient ($R_{\text{th}(j-a)}$) comprises the following thermal resistances:

$R_{\text{th}(j-p)}$ is the thermal resistance from junction to package

$R_{\text{th}(p-tp)}$ is the thermal resistance from package to tie-point

$R_{\text{th}(tp-a)}$ is the thermal resistance from tie-point to ambient

$R_{\text{th}(p-a)}$ is the thermal resistance from package to ambient.

The values of the thermal components depend on the diode package type, the lead length and the mounting method used.

Using the model in Fig.4 and referring to Table 2, values for the thermal resistance from junction to ambient can be calculated using the formula:

$$R_{\text{th}(j-a)} = R_{\text{th}(j-p)} + \frac{R_{\text{th}(p-a)} (R_{\text{th}(p-tp)} + R_{\text{th}(tp-a)})}{R_{\text{th}(p-a)} + R_{\text{th}(p-tp)} + R_{\text{th}(tp-a)}}$$

The maximum power handling capability ($P_{\text{tot(max)}}$) is given by:

$$P_{\text{tot(max)}} = \frac{(T_{j(\max)} - T_{\text{amb}})}{R_{\text{th}(j-a)}}$$

where:

$T_{j(\max)}$ is the maximum junction temperature and

T_{amb} is the ambient temperature.

Calculating this maximum power handling capability we have to take into account the maximum junction temperature of the particular device, the maximum temperature of the solder joints (110 °C for long time reliability) and the ambient temperature. Dependent on the ratio of the component parts of the thermal resistance it is possible that the junction temperature or the temperature of the solder joints (T_{tp}) will be the limiting factor. This can be shown in the following examples for a SOD57 device mounted on an FR4 printed-circuit board, as shown in Fig.5.

$$\begin{aligned} R_{\text{th}(j-a)} &= 14 \text{ K/W} + \frac{429 \text{ K/W} (38 \text{ K/W} + 70 \text{ K/W})}{429 \text{ K/W} + 38 \text{ K/W} + 70 \text{ K/W}} \\ &= 100 \text{ K/W} \end{aligned}$$

and

$$\begin{aligned} P_{\text{tot(max)}} &= \frac{(T_{j(\max)} - T_{\text{amb}})}{R_{\text{th}(j-a)}} \\ &= \frac{(175^\circ\text{C} - 60^\circ\text{C})}{100 \text{ K/W}} = 1.15 \text{ W} \end{aligned}$$

$$T_{\text{tp}} = T_{\text{amb}} + \frac{R_{\text{th}(p-a)} \times R_{\text{th}(tp-a)}}{R_{\text{th}(p-a)} + R_{\text{th}(p-tp)} + R_{\text{th}(tp-a)}} \times P_{\text{tot}}$$

Using values in Table 2:

$$T_{\text{tp}} = T_{\text{amb}} + \frac{429 \text{ K/W} \times 70 \text{ K/W}}{429 \text{ K/W} + 38 \text{ K/W} + 70 \text{ K/W}} \times P_{\text{tot}}$$

is simplified to:

$$T_{\text{tp}} = T_{\text{amb}} + 56 \text{ K/W} \times P_{\text{tot}}$$

Thermal Considerations - Diodes

General

Using $T_{tp} = 110^\circ\text{C}$ and $T_{amb} = 60^\circ\text{C}$ the equation becomes:

$$\begin{aligned} P_{tot} &= \frac{(T_{tp} - T_{amb})}{56 \text{ K/W}} \\ &= \frac{(110^\circ\text{C} - 60^\circ\text{C})}{56 \text{ K/W}} = 0.89 \text{ W} \end{aligned}$$

This is lower than $P_{tot(max)} = 1.15 \text{ W}$ (for $T_{j(max)} = 175^\circ\text{C}$), so in this particular case $T_{tp} = 110^\circ\text{C}$ is limiting the $P_{tot(max)}$.




Fig.4 Representation of thermal resistance paths for a leaded device.

Thermal Considerations - Diodes

General

Table 2 Thermal resistance values for leaded packages

All values expressed in K/W, unless otherwise specified.

THERMAL RESISTANCE	CONDITIONS	SOD27	SOD57	SOD64	SOD66	SOD68	SOD81	SOD91
$R_{th(j-p)}$		125	14	10	95	150 ⁽¹⁾	28	60
$R_{th(p-tp)}$	lead length = 5 mm	121	19	7	19	121	19	48
	lead length = 10 mm	242	38	14	38	242	38	96
	lead length = 15 mm	363	57	21	57	363	57	144
	lead length = 20 mm	484	76	28	76	484	76	192
	lead length = 25 mm	605	95	35	95	605	95	240
$R_{th(p-a)}$	lead length = 5 mm	1050	586	417	673	1343	787	1261
	lead length = 10 mm	744	429	293	473	879	527	843
	lead length = 15 mm	576	338	225	365	654	396	633
	lead length = 20 mm	469	279	183	297	520	317	507
	lead length = 25 mm	396	237	154	250	432	264	423
$R_{th(tp-a)}$	notes 2 and 3	100	—	—	—	100	—	—
	notes 2 and 4	—	70	70	70	—	70	70
	notes 2 and 5	—	55	55	55	—	55	55
	notes 2 and 6	—	45	45	45	—	45	45

Notes

1. For Schottky diodes in SOD68 package $R_{th(j-p)} = 125 \text{ K/W}$.
2. Device mounted on a 1.5 mm thick epoxy-glass printed-circuit board with a copper thickness $\geq 40 \mu\text{m}$.
3. Mounted as in Fig.6.
4. Mounted as in Fig.5.
5. Mounted with copper laminate per lead of 1 cm^2 .
6. Mounted with copper laminate per lead of 2.25 cm^2 .

Thermal Considerations - Diodes

General




Fig.5 Leaded device mounted on printed-circuit board 50 × 50 mm.




Fig.6 Leaded device mounted on printed-circuit board 35 × 35 mm.

SUNSTAR 商斯达实业集团是集研发、生产、工程、销售、代理经销、技术咨询、信息服务等为一体的高科技企业，是专业高科技电子产品生产厂家，是具有 10 多年历史的专业电子元器件供应商，是中国最早和最大的仓储式连锁规模经营大型综合电子零部件代理分销商之一，是一家专业代理和分销世界各大品牌 IC 芯片和电子元器件的连锁经营综合性国际公司，专业经营进口、国产名厂名牌电子元件，型号、种类齐全。在香港、北京、深圳、上海、西安、成都等全国主要电子市场设有直属分公司和产品展示展销窗口门市部专卖店及代理分销商，已在全国范围内建成强大统一的供货和代理分销网络。我们专业代理经销、开发生产电子元器件、集成电路、传感器、微波光电元器件、工控机/DOC/DOM 电子盘、专用电路、单片机开发、MCU/DSP/ARM/FPGA 软件硬件、二极管、三极管、模块等，是您可靠的一站式现货配套供应商、方案提供商、部件功能模块开发配套商。商斯达实业公司拥有庞大的资料库，有数位毕业于著名高校——有中国电子工业摇篮之称的西安电子科技大学（西军电）并长期从事国防尖端科技研究的高级工程师为您精挑细选、量身订做各种高科技电子元器件，并解决各种技术问题。

微波光电部专业代理经销高频、微波、光纤、光电元器件、组件、部件、模块、整机；电磁兼容元器件、材料、设备；微波 CAD、EDA 软件、开发测试仿真工具；微波、光纤仪器仪表。欢迎国外高科技微波、光纤厂商将优秀产品介绍到中国、共同开拓市场。长期大量现货专业批发高频、微波、卫星、光纤、电视、CATV 器件：晶振、VCO、连接器、PIN 开关、变容二极管、开关二极管、低噪晶体管、功率电阻及电容、放大器、功率管、MMIC、混频器、耦合器、功分器、振荡器、合成器、衰减器、滤波器、隔离器、环行器、移相器、调制解调器；光电子元器件和组件：红外发射管、红外接收管、光电开关、光敏管、发光二极管和发光二极管组件、半导体激光二极管和激光器组件、光电探测器和光接收组件、光发射接收模块、光纤激光器和光放大器、光调制器、光开关、DWDM 用光发射和接收器件、用户接入系统光光收发器件与模块、光纤连接器、光纤跳线/尾纤、光衰减器、光纤适配器、光隔离器、光耦合器、光环行器、光复用器/转换器；无线收发芯片和模组、蓝牙芯片和模组。

更多产品请看本公司产品专用销售网站：

商斯达中国传感器科技信息网：<http://www.sensor-ic.com/>

商斯达工控安防网：<http://www.pc-ps.net/>

商斯达电子元器件网：<http://www.sunstare.com/>

商斯达微波光电产品网：<HTTP://www.rfoe.net/>

商斯达消费电子产品网：<http://www.icasic.com/>

商斯达实业科技产品网：<http://www.sunstars.cn/> 微波元器件销售热线：

地址：深圳市福田区福华路福庆街鸿图大厦 1602 室

电话：0755-82884100 83397033 83396822 83398585

传真：0755-83376182 (0) 13823648918 MSN：SUNS8888@hotmail.com

邮编：518033 E-mail：szss20@163.com QQ：195847376

深圳赛格展销部：深圳华强北路赛格电子市场 2583 号 电话：0755-83665529 25059422

技术支持：0755-83394033 13501568376

欢迎索取免费详细资料、设计指南和光盘；产品凡多，未能尽录，欢迎来电查询。

北京分公司：北京海淀区知春路 132 号中发电子大厦 3097 号

TEL：010-81159046 82615020 13501189838 FAX：010-62543996

上海分公司：上海市北京东路 668 号上海赛格电子市场 D125 号

TEL：021-28311762 56703037 13701955389 FAX：021-56703037

西安分公司：西安高新区 20 所(中国电子科技集团导航技术研究所)

西安劳动南路 88 号电子商城二楼 D23 号

TEL：029-81022619 13072977981 FAX:029-88789382